

256-BIT BIPOLAR PROM (32X8)

82S23 (O.C.) / 82S123 (T.S.)

82S23-F,N • 82S123-F,N

DESCRIPTION

The 82S23 and 82S123 are field programmable, which means that custom patterns are immediately available by following the fusing procedure given in this data sheet. The standard 82S23 and 82S123 devices are supplied with all outputs at logical low. Outputs are programmed to a logic high level at any specified address by fusing a Ni-Cr link matrix.

These devices include on-chip decoding and 1 chip enable input for ease of memory expansion. They feature either open collector or tri-state outputs for optimization of word expansion in bused organizations.

Both 82S23 and 82S123 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to $+75^{\circ}\text{C}$) specify N82S23/123, N or F, and for the military temperature range (-55°C to $+125^{\circ}\text{C}$) specify S82S23/123, F only.


FEATURES

- Address access time:
N82S23/123: 50ns max
S82S23/123: 65ns max
- Power dissipation: 1.3mW/bit typ
- Input loading:
N82S23/123: $-100\mu\text{A}$ max
S82S23/123: $-150\mu\text{A}$ max
- On-chip address decoding
- Output options:
82S23: Open collector
82S123: Tri-state
- No separate fusing pins
- Unprogrammed outputs are low level
- Fully TTL compatible

APPLICATIONS

- Prototyping/volume production
- Sequential controllers
- Format conversion
- Hardwired algorithms
- Random logic
- Code conversion

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V _{CC}	Supply voltage	Vdc
V _{IN}	Input voltage	Vdc
	Output voltage	Vdc
V _{OH}	High (82S23)	+5.5
V _O	Off-state (82S123)	+5.5
TA	Temperature range	°C
	Operating	
	N82S23/123	0 to +75
	S82S23/123	-55 to +125
T _{STG}	Storage	-65 to +150

DC ELECTRICAL CHARACTERISTICS N82S23/123: $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$
 S82S23/123: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$

PARAMETER	TEST CONDITIONS ¹	N82S23/123			S82S23/123			UNIT
		Min	Typ	Max	Min	Typ	Max	
V _{IL} Low V _{IH} High V _{IC} Clamp	I _{IN} = -18mA	2.0	-0.8	0.85 -1.2	2.0	-0.8	0.8 -1.2	V
V _{OL} Low V _{OH} High	I _{OUT} = 16mA \overline{CE} = Low, I _{OUT} = -2mA, High stored	2.4		0.45	2.4		0.5	V
I _{IL} Low I _{IH} High	V _{IN} = 0.45V V _{IN} = 5.5V			-100 50			-150 50	μA
I _{OLK} Leakage (82S23) I _{O(OFF)} Hi-Z state (82S123)	\overline{CE} = High, V _{OUT} = 5.5V \overline{CE} = High, V _{OUT} = 0.5V \overline{CE} = High, V _{OUT} = 0V			40 40 -40 -90			50 50 -50 -100	μA
I _{OS} Short circuit (82S123)		-20		-20				mA
I _{CC} V _{CC} supply current			65	77		65	85	mA
C _{IN} Input C _{OUT} Output	V _{CC} = 5.0V V _{IN} = 2.0V V _{OUT} = 2.0V		5 8			5 8		pF

AC ELECTRICAL CHARACTERISTICS R₁ = 270Ω, R₂ = 600Ω, C_L = 30pF¹

N82S23/123: $0^\circ\text{C} \leq T_A \leq +75^\circ\text{C}$, $4.75\text{V} \leq V_{CC} \leq 5.25\text{V}$

S82S23/123: $-55^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, $4.5\text{V} \leq V_{CC} \leq 5.5\text{V}$


PARAMETER	TO	FROM	N82S23/123			S82S23/123			UNIT
			Min	Typ ²	Max	Min	Typ ²	Max	
T _{AA} T _{CE}	Output Output	Address Chip enable		35 25	50 35		35 25	65 40	ns
T _{CD}	Output	Chip disable		25	35		25	40	ns

NOTES


1. Positive current is defined as into the terminal referenced.

2. Typical values are at V_{CC} = 5.0V, T_A = +25°C.

TEST LOAD CIRCUIT



VOLTAGE WAVEFORM



PROGRAMMING SPECIFICATIONS (Testing of these limits may cause programming of device.) $T_A = +25^\circ C$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
		Min	Typ	Max		
V _{CCP}	Power supply voltage To program ¹	I _{CCP} = 250 ± 50mA, Transient or steady state	9.5	10.0	10.5	V
V _{CCH} V _{CL}	Verify limit Upper Lower		5.3 4.3	5.5 4.5	5.7 4.7	V
V _S I _{CCP}	Verify threshold ² Programming supply current	V _{CCP} = +10.0 ± 0.5V	0.9 200	1.0 250	1.1 300	V mA
V _{IH} V _{IL}	Input voltage High Low		2.4 0	0.4	5.5 0.8	V
I _{IH} I _{IL}	Input current High Low	V _{IH} = +5.5V V _{IL} = +0.4V			50 -500	µA
V _{OUT}	Output programming voltage ³	I _{OUT} = 65 ± 3mA, Transient or steady state V _{OUT} = +15.5 ± 0.5V	15.0	15.5	16.0	V
I _{OUT} T _R t _p t _v t _d T _{PRI} T _{PS} T _{PR} T _{PR+TPS}	Output programming current Output pulse rise time CE programming pulse width Verify delay Pulse sequence delay Initial programming time Programming pause Programming duty cycle ⁴	V _{CC} = V _{CCP} V _{CC} = 0V	60 10 0.3 50 10 6	0.4	50 0.5 0.5 12 50	mA µs ms µs sec sec %


NOTES

1. Bypass Vcc to GND with a 0.01µF capacitor to reduce voltage spikes.
2. Vs is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure that +15.5 ± 0.5V output voltage is maintained during the entire fusing cycle. The recommended supply is a constant current source clamped at the specified voltage limit.
4. Continuous fusing for an unlimited time is also allowed, provided that a 50% duty cycle is maintained. This may be accomplished by using a programming time and pauses of 6µs each.

PROGRAMMING PROCEDURE

1. Terminate all device outputs with a 10KΩ resistor to Vcc.
2. Select the address to be programmed, and raise Vcc to V_{CCP} = +10 ± 0.5V.
3. After 10µs delay, apply I_{OUT} = 65 ± 3mA to the output to be programmed. Program one output at a time.
4. After 10µs delay, pulse the CE input to logic low for 0.3 to 0.5µs.
5. After 10µs delay, remove I_{OUT} from the programmed output.
6. After 10µs delay, return Vcc to 0V.
7. To verify programming, after 50µs delay, raise Vcc to V_{CCH} = +5.5 ± .2V, and apply a logic low level to the CE input. The programmed output should remain in the high state. Again, lower Vcc to V_{CL} = +4.5 ± .2V, and verify that the programmed output remains in the high state.
8. Raise Vcc to V_{CCP} = +10 ± 0.5V and repeat steps 3 through 7 to program other bits at the same address.
9. After 10µs delay, repeat steps 2 through 8 to program all other address locations.

TYPICAL FUSING PATH



TYPICAL PROGRAMMING SEQUENCE

