

TOSHIBA MOS MEMORY PRODUCTS

8,192 WORD × 8 BIT CMOS STATIC RAM

TC5564APL-15, TC5564APL-20
TC5564AFL-15, TC5564AFL-20

PRELIMINARY

DESCRIPTION

TC5564APL is 65536 bits static random access memory organized as 8192 words by 8 bits using CMOS technology, and operates with a single 5V power supply.

Advanced circuit techniques provides low power feature with a maximum operating of 5mA/MHz. Operation current depends on cycle time.

TC5564APL has three control inputs. Two chip enables (\overline{CE}_1 , \overline{CE}_2) allow for device selection and data retention control. Output enable (\overline{OE}) input provides fast memory access. When device is placed in standby mode with chip off state, standby current

is typically $0.01\mu A$. So the TC5564APL is suitable for use in various microprocessor application systems where low power and battery back up are required. Ultra low standby power allow not only battery but capacitance backup.

Pin assignment of TC5564APL is pin-compatible with the 64K bits EPROM (TMM2764D). RAM and EPROM are then interchangeable in the same socket, resulting in flexibility in the definition of the quantity of RAM versus EPROM in microprocessor application systems.

TC5564APL is offered in both a standard dual-in-line 28 pin plastic package (0.6 inch width) and small-out-line plastic flat package.

FEATURES


- Low Power Dissipation
5mA/MHz (MAX.) Operating
0.2 μA (MAX.) at $T_a = 25^\circ C$ Standby
1.0 μA (MAX.) at $T_a = 60^\circ C$ Standby
- 5V Single Power Supply
- Fully Static Operation
- Data Retention Voltage : 2.0~5.5V
- Plastic DIP and Plastic Flat Package
- Pin Compatible with 2764 type EPROM

● Access Time


	TC5564APL-15 TC5564AFL-15	TC5564APL-20 TC5564AFL-20
Address Access Time (MAX.)	150ns	200ns
\overline{CE}_1 Access Time (MAX.)	150ns	200ns
\overline{CE}_2 Access Time (MAX.)	150ns	200ns
\overline{OE} Access Time (MAX.)	70ns	100ns

- Directly TTL Compatible : All Inputs and Outputs
- Wide Temperature Operation : $-40 \sim 85^\circ C$

PIN CONNECTION (TOP VIEW)



BLOCK DIAGRAM



TC5564APL-15, TC5564APL-20

TC5564AFL-15, TC5564AFL-20

PIN NAMES

A ₀ ~A ₁₂	Address Inputs
R/W	Read/Write Control Input
OE	Output Enable Input
CE1, CE2	Chip Enable Inputs
I/O1~I/O8	Data Input/Output
V _{DD}	Power (+5V)
GND	Ground
N. C.	No Connection

OPERATING MODE

Operation Mode	CE1	CE2	OE	R/W	I/O1~I/O8	Power
Read	L	H	L	H	D _{OUT}	
Write	L	H	*	L	D _{IN}	I _{DDO}
Output Deselect	*	*	H	*	High-Z	
Standby	H	*	*	*	"	I _{DDS}
	*	L	*	*	"	I _{DDS}

MAXIMUM RATINGS

SYMBOL	ITEM	RATING	UNIT
*V _{DD}	Power Supply Voltage	-0.3~7.0	V
V _{IN}	Input Voltage	-0.3**~V _{DD}	V
V _{I/O}	Input and Output Voltage	-0.5~V _{DD} +0.5	V
P _D	Power Dissipation	1.0(0.6)***	W
T _{Solder}	Soldering Temperature	260~10	°C·sec
T _{Stg}	Storage Temperature	-55~150	°C
T _{opr}	Operating Temperature	-40~85	°C

* 8.5V at 100ns.

** -3.0V Pulse width 50ns

*** SOP

(Ta = -40~85°C)

SYMBOL	PARAMETER	MIN.	TYP	MAX.	UNIT
V _{DD}	Power Supply Voltage	4.5	5.0	5.5	V
V _{IH}	Input High Voltage	2.2	—	V _{DD} +0.3	V
V _{IL}	Input Low Voltage	-0.3*	—	0.8	V
V _{DH}	Data Retention Supply Voltage	2.0	—	5.5	V

* -3.0V Pulse width 50ns

(Ta = -40~85°C, V_{DD}=5V±10% Unless otherwise noted)

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
I _{IN}	Input Leakage Current	V _{IN} =0~V _{DD}	—	—	±1.0	μA
I _{OH}	Output High Current	V _{OH} =2.4V	-1.0	—	—	mA
I _{OL}	Output Low Current	V _{OL} =0.4V	4.0	—	—	mA
V _{OH}	Output High Voltage	I _{OH} =-20μA	V _{DD} -0.1	—	—	V
V _{OL}	Output Low Voltage	I _{OL} =20μA	—	—	0.1	V
I _{LO}	Output Leakage Current	CE1=V _{IH} or CE2=V _{IL} or R/W=V _{IL} or OE=V _{IH} , V _{OUT} =0~V _{DD}	—	—	±1.0	μA

TC5564APL-15, TC5564APL-20**TC5564AFL-15, TC5564AFL-20**

SYMBOL	PARAMETER	CONDITIONS		MIN.	TYP.	MAX.	UNIT
I _{DD01}	Operating Current	CE1 = V _{IL} and CE2 = V _{IH} Other Input = V _{IH} /V _{IL} I _{OUT} = 0mA	t _{CYCLE} = 1μs	—	—	10	mA
			MIN CYCLE	TC5564APL-15 TC5564AFL-15	—	—	40
			MIN CYCLE	TC5564APL-20 TC5564AFL-20	—	—	35
I _{DD02}	Operating Current	CE1 = 0.2V and CE2 = V _{DD} - 0.2V, Other Input = V _{DD} - 0.2V/0.2V I _{OUT} = 0mA duty 100%	t _{CYCLE} = 1μs	—	—	5	mA
			MIN CYCLE	TC5564APL-15 TC5564AFL-15	—	—	35
			MIN CYCLE	TC5564APL-20 TC5564AFL-20	—	—	30
I _{DDS1}	Standby Current	CE1 = V _{IH} or CE2 = V _{IL}		—	—	2	mA
I _{DDS2}	Standby Current	CE1 = V _{DD} - 0.2V or CE2 = 0.2V V _{DD} = 2.0 ~ 5.5V	T _A = 25°C	—	0.01	0.2	μA
			T _A = 60°C	—	—	1.0	

Note : (1) In standby mode with $\overline{CE1} \geq V_{DD} - 0.2V$, these specification limits are guaranteed under the condition of $CE2 \geq V_{DD} - 0.2V$ or $CE2 \leq 0.2V$.

(2) All voltage is measured from GND.

CAPACITANCE ($T_a = 25^\circ C$, $f = 1MHz$)

SYMBOL	PARAMETER	CONDITIONS	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} = GND	10	pF
C _{OUT}	Output Capacitance	V _{OUT} = GND	10	pF

Note : This parameter is periodically sampled and is not 100% tested.

TC5564APL-15, TC5564APL-20 TC5564AFL-15, TC5564AFL-20

A. C. CHARACTERISTICS

READ CYCLE


SYMBOL	PARAMETER	TC5564APL-15 TC5564AFL-15		TC5564APL-20 TC5564AFL-20		UNIT ns
		MIN.	MAX.	MIN.	MAX.	
t _{RC}	Read Cycle Time	150	—	200	—	
t _{ACC}	Address Access Time	—	150	—	200	
t _{C01}	CE1 Access Time	—	150	—	200	
t _{C02}	CE2 Access Time	—	150	—	200	
t _{OE}	Output Enable to Output in Valid	—	70	—	100	
t _{COE}	Chip Enable to (CE1, CE2) Output in Low-Z	10	—	10	—	
t _{OEE}	Output Enable to Output Low-Z	5	—	5	—	
t _{CD}	Chip Enable (CE1, CE2) Output in High-Z	—	70	—	100	
t _{ODO}	Output Enable to Output High-Z	—	60	—	80	
t _{DH}	Output Data Hold Time	20	—	20	—	

WRITE CYCLE

SYMBOL	PARAMETER	TC5564APL-15 TC5564AFL-15		TC5564APL-20 TC5564AFL-20		UNIT ns
		MIN.	MAX.	MIN.	MAX.	
t _{WC}	Write Cycle Time	150	—	200	—	
t _{WP}	Write Pulse Width	100	—	150	—	
t _{CW}	Chip Selection to End of Write	120	—	180	—	
t _{AS}	Address Set up Time	0	—	0	—	
t _{WR}	Write Recovery Time	0	—	0	—	
t _{ODW}	R/W to Output High-Z	—	70	—	100	
t _{OEW}	R/W to Output Low-Z	10	—	10	—	
t _{DS}	Data Set Up Time	60	—	80	—	
t _{DH}	Data Hold Time	0	—	0	—	

A.C. TEST CONDITIONS


- Input Pulse Levels : 2.4V/0.6V
- Timing Measurement Reference Levels : 2.2V/0.8V
- Output Reference Level's : 2.2V/0.8V
- Input Pulse Rise and Fall Times : 5ns
- Output Load : See Fig. 1




**TC5564APL-15, TC5564APL-20
TC5564AFL-15, TC5564AFL-20**

TIMING WAVEFORMS

READ CYCLE (1)




WRITE CYCLE (R/W Controlled Write)




TC5564APL-15, TC5564APL-20 TC5564AFL-15, TC5564AFL-20

WRITE CYCLE 2 (4) (CE1 Controlled Write)



WRITE CYCLE 3 (4) (CE2 Controlled Write)




TC5564APL-15, TC5564APL-20 TC5564AFL-15, TC5564AFL-20

Note : (1) R/W is High for Read Cycle. (2) Assuming that $\overline{CE1}$ Low transition or $CE2$ High transition occurs coincident with or after R/W low transition, Outputs remain in a high impedance state. (3) Assuming that $\overline{CE1}$ High transition or $CE2$ Low transition occurs coincident with or prior to R/W High transition, outputs remain in a high impedance state. (4) Assuming that \overline{OE} is High for Write Cycle, Outputs are in high impedance state during this period.


DATA RETENTION CHARACTERISTICS $(Ta = -40\text{--}85^\circ\text{C})$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V_{DH}	Data Retention Supply Voltage	2.0	—	5.5	V
I_{DD2}	Standby Current	$T_a = 25^\circ\text{C}$	—	0.01	0.2
			—	—	μA
t_{CDR}	Chip Deselection to Data Retention Mode	0	—	—	μs
t_R	Recovery Time	$t_{RC(1)}$	—	—	μs

CE1 Controlled Data Retention Mode (2)



CE2 Controlled Data Retention Mode (4)



Note : (1) t_{RC} : Read Cycle Time (2) In $\overline{CE1}$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2\text{V}$ or $CE2 \geq V_{DD} - 0.2\text{V}$. (3) If the V_{IH} of $\overline{CE1}$ is 2.2V in operation, during the period that the V_{DD} Voltage is going down from 4.5 to 2.4V, I_{DD1} current flows. (4) In $CE2$ controlled data retention mode, minimum standby current mode is achieved under the condition of $CE2 \leq 0.2\text{V}$.

DEVICE INFORMATION

The TC5564APL is an asynchronous RAM using address activated circuit technology, thus the internal operation is synchronous. Then once row address change occur, the precharge operation executed by internal pulse generated from row address transient. Therefore the peak current flows

after only row address change, as is shown in the following figure.

This peak current may induce the noise on V_{DD} /GND line. Thus the use of about $0.1\mu\text{F}$ decoupling capacitor every device is recommended to eliminate such noise.





Fig. TYPICAL CURRENT WAVEFORMS

TC5564APL-15, TC5564APL-20 TC5564AFL-15, TC5564AFL-20

DIP 28 PIN OUTLINE DRAWING (6D28A-P)


Unit in mm



Note : Lead pitch is 2.54 and tolerance is ± 0.25 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 28 leads.

MFP 28 PIN OUTLINE DRAWINGS (F28GA-P)

Unit in mm



Note : Lead pitch is 1.27 and tolerance is ± 0.12 against theoretical center of each lead that is obtained on the basis of No. 1 and No. 28 leads.

Note : Toshiba does not assume any responsibility for use of any circuitry described : no circuit patent licenses are implied, and Toshiba reserves the right, at any time without notice, to change said circuitry.

© May, 1986 Toshiba Corporation