

Application Note Series



Figure 1. This example ACS integrated test system is configured for parallel, multi-site testing, which is ideal for applications such as:

- Multi-site parametric die sort
- Multi-site wafer level reliability testing
- Multi-site small scale analog functional testing

Industry Challenge

Cost of test has been identified as the number one challenge in the future of advanced semiconductors. The biggest impact on the cost of test as well as the cost of test system ownership is test system throughput. Parallel testing, regardless of the specific application, provides the greatest improvement to the throughput equation for on-wafer test. This is because the majority of the overhead relates to moving or repositioning the probe pins to the next test site. The overhead includes the cost and maintenance of the prober and consumables such as probe cards. Getting the most out of this investment is paramount. Increasing tester throughput can result in significantly decreased cost of test and time to market.

Number 2845

ACS Integrated Test System for Multi-Site Parallel Test

Solution Concept

First, consider the device under test (DUT). A DUT often includes a number of elements that need to be tested. In a sequential test regime, the testing of each element, no matter how simple, adds to the overall test time. If two identical elements can be tested in parallel, or even better, two identical and physically adjacent chips (as shown in *Figure* 2) can be tested in parallel, the total test throughput can be doubled. Not only is the tester throughput doubled, the number of prober moves is cut in half, resulting in significant test system throughput improvement.

It is important to pay critical attention to the possible parasitic interactions between chips. For instance, the coupling through the wafer substrate may require that certain low current tests be executed sequentially. Fortunately, the majority of the testing does not involve low currents.

Another key to managing the cost of test is to consider the use of existing or conventional probing solutions. For example, a conventional probe card can be used to probe the 20 pins of the two chips in *Figure 2*. This concept could be scaled to a larger number of chips while continuing to use readily available probing technology.



Figure 2. Two small chips site side by side within easy range of a conventional probe card. In this case, each chip consists of two FETs that can be tested in parallel for an overall throughput improvement of 400%.

System Architecture

It is easiest to think of a multi-site tester as a system of mini testers. Each mini tester consists of all the resources needed to execute a suite of tests on a single site. Figure 3 shows a system of two mini testers. Each mini tester has several analog source-measure units (SMUs), a test sequencer/controller, and an optional switch matrix. The independent controllers allow each mini tester to operate autonomously from the other mini testers and the system controller. In this way, the system controller does not gate the execution of the testing, but rather initiates test sequences and organizes the resulting test data.

Keithley's ACS integrated test systems support the mini tester architecture through the use of our Series 2600B System SourceMeter[®] instruments. By using the proprietary TSP-Link[™] extensible virtual backplane technology and embedded script processing, groups of Series 2600B units can be formed into mini testers.

The distributed nature of the mini testers allows radical throughput improvements. Using true parallel testing, the four FET test sites in *Figure 2* can be fully tested in less time than a sequential tester could complete the first test on all four FETs (as depicted in *Figure 4*).



Figure 3. Parallel test system architecture



Figure 4. Comparison of sequential and parallel test

Ease of Use

There are several potential challenges facing test engineers when implementing a parallel test project. Among these are setting up the test sequences and executing the test in a fully automatic prober environment. Keithley's Automatic Characterization Suite (ACS) software (*Figure 5*) addresses these challenges by providing intuitive user interfaces for:

- · Wafer description
- Test setup
- Prober control
- Automation
- Summary report

ACS provides cassette and wafer level automation so that high-throughput parallel testing can be applied to full cassettes of wafers. ACS also includes real time binning graphics and plotting capability (*Figure 6*).



Figure 5. The ACS Test Setup user interface provides parallel testing features that make programming the Series 2600B as simple as pointing, clicking, and entering test parameters.



Figure 6. The ACS automation monitor screen displays color coded binning results in real time.

Conclusion

Increasing time to market and cost of test pressures means test engineers must do more with less. Leveraging Keithley's proven instrumentation and measurements, ACS integrated test systems fill an important gap between interactive laboratory based tools and high throughput production test tools.

The ACS integrated test system depicted in *Figure 1* is uniquely well suited for multi site parallel testing for die sort, advanced reliability, and other high-throughput applications. The Series 2600B instruments' distributed test sequencing capability, provided by the embedded test script processing, supplies the high speed parallel test capability.

Specifications are subject to change without notice. All Keithley trademarks and trade names are the property of Keithley Instruments, Inc. All other trademarks and trade names are the property of their respective companies.



A Greater Measure of Confidence

KEITHLEY INSTRUMENTS, INC. 28775 AURORA RD. CLEVELAND, OH 44139-1891 440-248-0400 Fax: 440-248-6168 1-888-KEITHLEY www.keithley.com

BELGIUM

Sint-Pieters-Leeuw Ph: 02-3630040 Fax: 02-3630064 info@keithley.nl www.keithley.nl

ITALY

Peschiera Borromeo (Mi) Ph: 02-5538421 Fax: 02-55384228 info@keithley.it www.keithley.it

SINGAPORE

Singapore Ph: 01-800-8255-2835 Fax: 65-6356-4483 sea@keithley.com www.keithley.com.sg

CHINA

Beijing Ph: 86-10-8447-5556 Fax: 86-10-8225-5018 china@keithley.com www.keithley.com.cn

JAPAN

Tokyo Ph: 81-3-6714-3070 Fax: 81-3-6714-3080 info.jp@keithley.com www.keithley.jp

TAIWAN

Hsinchu Ph: 886-3-572-9077 Fax: 886-3-572-9031 info_tw@keithley.com www.keithley.com.tw

FRANCE

Les Ulis Ph: 01-69868360 Fax: 01-69868361 info@keithley.fr www.keithley.fr

KOREA

Seoul Ph: 82-2-6917-5000 Fax: 82-2-6917-5005 keithley@keithley.co.kr www.keithley.co.kr

UNITED KINGDOM Bracknell

Printed in the U.S.A

Ph: 044-1344-392450 Fax: 044-1344-392457 info@keithley.co.uk www.keithley.co.uk

INDIA Bangalore

Germering Ph: 089-84930740 Fax: 089-84930734 info@keithley.de www.keithley.de

MALAYSIA

GERMANY

Penang Ph: 60-4-643-9679 Fax: 60-4-643-3794 sea@keithley.com www.keithley.com

No. 2845

www.keithley.in

Son Ph: 040-2675502 Fax: 040-2675509 info@keithley.nl www.keithley.nl

Ph: 080-30792600B

Fax: 080-30792688

support_india@keithley.com