

52212 1K BIT (256 x 4) NVRAM

- 1K Bit Static RAM backed by 1K Bit Electrically Erasable PROM
- Fully 5V Only Operation
- Directly TTL Compatible
- In Circuit E²PROM Changes
- SRAM Cycle Time less than 300 ns


- Power-Failure Protection
- **Unlimited Recall Cycles**
- **Memory Margining Capability**
- **Operating Ranges**

52212 0°C to +70°C 52212 I

-40°C to +85°C 52212 HR -55°C to +125°C


The NCR 52212 non-volatile RAM combines 1K(256x4) bits of conventional static RAM (SRAM) with an identical size array of Electrically Erasable PROM (E^2 PROM). Non-volatile data can be stored in the E^2 PROM while independent data is accessed simultaneously in the SRAM. Data can be transferred back and forth between the . SRAM and E²PROM by simple Store and Recall operations. A Store signal transfers data from the SRAM to the non-volatile E2PROM where it is safely stored even when power is removed. The data stored in the non-volatile $\mathsf{E}^2\mathsf{PROM}$ can be recalled an unlimited number of times. The 52212 requires only a single 5 volt power supply for all modes of operation. The device is completely TTL compatible with fully static timing and three-state outputs. The NCR 52212 is available in an 18 pin package in commercial, industrial, and high reliability versions.

PIN **CONFIGURATION**



PIN NAMES

A0-A7	Address Inputs
D0-D3	Data I/O
ĊS	Chip Select
WE	Write Enable
STORE	Store Operation
RECALL	Array Recall Operation
Vcc	5V ± 10% Supply Voltage



Copyright © 1983 by NCR Corporation, Dayton, Ohio, U.S.A. All Rights Reserved. Printed in U.S.A.



DEVICE OPERATION

SRAM READ/WRITE

The NCR 52212 can be read like a conventional static RAM. With \overline{CS} low and \overline{WE} high, valid data will be presented to the output pins. With \overline{CS} low and \overline{WE} low, the SRAM can be written to like a conventional static RAM.

STORE*

Transferring data from the SRAM to the non-volatile E²PROM is controlled by the Store operation. When STORE is brought low, the entire contents of the SRAM array are copied into the non-volatile E²PROM array. The data in the SRAM array is unaffected by a Store operation. The RECALL line is inhibited by a Store operation, and CS can either be high or low.

The I/O terminals are in the high impedance state during a Store operation. The contents of the E²PROM remain valid with or without power being supplied. The data retention time of the E²PROM can be measured by memory margining.

During power up or power down, precaution must be taken to prevent an unintentional Store cycle. Holding STORE high or RECALL low will inhibit the initiation of a Store cycle.

RECALL*

The data stored in the non-volatile E²PROM array is transferred back into SRAM by the Recall operation. When RECALL is brought low, the entire contents of the E²PROM are copied back into the SRAM array (overwriting any data already existing in the SRAM). The data in the E²PROM is unaffected by a Recall operation. The I/O terminals are in a high impedance state during a Recall operation. The STORE line is inhibited by a Recall operation and CS can either be high or low. To ensure a Recall cycle is initiated on power up, a RECALL signal should be applied until VCC reaches specification limits.

MEMORY MARGINING

The NCR 52212 supports margining of the memory transistors. Memory margining allows device retention time to be projected for the purpose of device evaluation. An application note describing the memory margining algorithm is available.

MODE SELECTION

	INPUTS										
MODE	ĊS	WE	STORE	RECALL							
READ	L	Н	Н	н							
WRITE	L	L	Н	Н							
STORE	Х	Х	L	Н							
RECALL	Х	Х	Н	L							

^{*} To ensure a valid Store or Recall cycle, do not apply STORE and RECALL at the same time.

ABSOLUTE MAXIMUM RATINGS

All inputs or outputs relative to ground - 0.5 to +7V

Storage temperature without data retention - 65°C to +150°C

Stresses above "absolute maximum ratings" may result in damage to the device. Functional operation of devices at the "absolute maximum ratings" or above the recommended operational limits stipulated elsewhere in this specification is not implied.

RECOMMENDED OPERATING CONDITIONS

			52212			522121			52212HR **			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
Vcc	Supply voltage	4.5		5.5	4.5		5.5	4.5		5.5	v	
VIH	Input high level voltage	2.0	l	vcc	2.0		VCC	2.0		Vcc	v	
VIL	Input low level voltage	-0.3		0.8	-0.3		0.8	- 0.3		0.8	V	
T _A	Ambient Temperature	0	ļ	70	- 40		85	- 55		125	°C	

All voltages are with respect to ground

STATIC ELECTRICAL CHARACTERISTICS, OVER RECOMMENDED OPERATION CONDITIONS (UNLESS OTHERWISE NOTED)

	Parameter	Condition	52212			522121			5			
Symbol			Min	Тур	Max	Min	Тур*	Max	Min	Тур*	Max	Unit
liN	Input leakage current	V _{IN} = 0V to +5.5V		-0.1	10		0.1	10		0.1	10	μΑ
Ю	I/O leakage current	V _O = 0.4V to 5.5V Chip Deselected		0.1	10		0.1	10		0.1	10	μΑ
Icc	Supply Current	Outputs Open		30	50		30	50		30	60	mA
Vон	Output high voltage	I _{OH} = -400μA	2.4			2.4			2.4			V
VOL	Output low voltage	IOL = 2.1 mA			0.4			0.4			0.4	l v
TS	Non-Volatile		1.0				1		[Vr
	storage time					1			1			1

^{*} Typical values are at 25°C and nominal supply voltages.

CAPACITANCE $T_A = 25$ °C, f = 1.0MHz, $V_{CC} = 5$ V

		- '		52212			522121			52212HR**			
Symbol	Parameter	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
С	Capacitance of Input & Data I/O pins	All pins at VSS (ground)			10			10			10	pF	

^{* *}The 52212 HR data is preliminary and is subject to change.



AC CHARACTERISTICS OVER RECOMMENDED OPERATING CONDITIONS (UNLESS OTHERWISE NOTED)

READ CYCLE

		52212			522121			52212HR**			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
t _{RC}	Read Cycle Time	300			300			450			ns
tACC	Address Access Time			300		1	300			450	ns
tA	Chip Select To Data Active	0			0			0			ns
tcs	Chip Select Access Time		Ì	100	1		120			120	ns
tOH	Output Hold Time	10	1		10	1		10			ns
toz	Chip Select Output High Impedance Time			90			90			90	ns

WRITE CYCLE

			52212		522121			52212HR**			
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
twc	Write Cycle Time	300			300			450			ns
tcw	Chip Select to End of Write	150	1		150			300			ns
tWP	Write Pulse Width	150		Ì	150			300		1	ns
twn	Write Release Time	25			25	1		25			ns
tDTW	Output High Impedence From Write Enable			100			100			100	ns
tDW	Data to Write Time Overlap	150			150			200	1		ns
tow	Output Active from End of Write	10	1	Ì	10			10			ns
t _{DH}	Data Hold From Write Time	20		1	20	1		20		ļ	ns
tAS	Address Setup	50			50			50		<u> </u>	ns

STORE CYCLE


			52212			522121			52212HR**		
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
tSTC	Store Cycle Time			10			10			10	ms
tSTP	Store Pulse Width Store to Output Hi-Z	100		100	100		100	100		100	ns ns
tstz N _{SC}	Number of Store Cycles	10⁴			10⁴		<u> </u>	104	<u> </u>		<u> </u>

RECALL CYCLE


			52212			522121			52212HR**		
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
†RCC	Array Recall Cycle Time Recall Pulse Width	200	30	70	200		260	450		360	μs ns
tRCP tRCZ	Recall to Output Hi-Z		<u> </u>	100	ļ		100	<u> </u>		100	ns

^{**}The 52212 HR data is preliminary and is subject to change.

READ CYCLE




WRITE CYCLE




NCR

STORE CYCLE




RECALL CYCLE



A. C. CONDITION OF TESTS


Input Pulse Levels 0.8 Volts to 2.0	Volts
Inputs Rise & Fall Times	10 ns
Output Timing Levels 0.8 Volts to 2.0	Volts

TEST LOAD CIRCUIT



MECHANICAL DATA 18 PIN

CERAMIC DEVICES



PLASTIC DEVICES

