
1982 LINEAR DIVISION PRODUCTS

FAIRCHILD

A Schlumberger Company







Introduction

Product specifications in this data book cover the current standard linear product line. The data sheets included are organized in sections by type of product—Operational Amplifier, Comparator, Voltage Regulator, Interface, Data Acquisition, Telecommunication, and Special Function. In addition, a separate section covers hybrid voltage regulators.

Basic product specifications are listed on each data sheet, including maximum ratings, electrical characteristics, performance curves, and packaging information. For many products, typical applications and test circuits are also included. A separate section on packaging includes detailed information about the various packages available. The codes included on each data sheet indicate the specific package(s) offered for the product.

An industry cross reference keys Fairchild linear products to direct replacements and functional equivalents offered by other major linear product manufacturers. In addition, there is an alpha-numeric product listing including all basic part numbers. Electrical, temperature, and package variations as indicated by suffixes are not included in the alpha-numeric listing. These variations are indicated on the data sheet referenced under Order Information. An explanation of the part numbering method appears at the beginning of the packaging section.

Information about high reliability linear products and any other product information may be obtained from a local sales office or by contacting:

Fairchild Linear Products Marketing Department MS 4-370 313 Fairchild Drive Mountain View. California 94042

Any inquiries involving the hybrid voltage regulators included in this data book should be directed to:

Fairchild Hybrid Products Marketing Department MS 19-1425 369 Whisman Road Mountain View, California 94042

The specifications included in this data book are as current and correct as could reasonably be determined at time of printing. Any errors noted by users, whether involving content or omission, can be directed to Linear Marketing at the above address; such information would be appreciated.

		·	

FAIRCHILD A Schlumberger Company

Table of Contents

Section One	Page	Section Four
Alpha Numeric Index	1-3	Operational Amplifiers (Cont.) Page
Industry Cross Reference		μA7914-109
Ordering Information		μA7984-115
		μA101, μA201
		μΑ101Α, μΑ201Α, μΑ301Α
		μΑ107, μΑ207, μΑ307
Section Two		μΑ108/Α, μΑ208/Α, μΑ308/Α4-137
Voltage Regulators		μΑ318
	0.0	μΑ124, μΑ224, μΑ324, μΑ29024-151
Testing		μΑ148, μΑ248, μΑ3484-156
Thermal Considerations		μA1458, μA15584-161
μA7800 Series		μA3303, μA34034-166
μΑ78M00 Series μΑ78L00 Series		μA41364-174
•		pricing
μΑ109, μΑ209, μΑ309		
μΑ7900 Series		,
		Section Five
μΑ78G, μΑ79G		Comparators
μΑ78MG, μΑ79MG		•
•		μΑ7105-3
μΑ105, μΑ205, μΑ305, μΑ305Α, μΑ376		μΑ7115-10
μΑ117, μΑ217, μΑ317		μΑ7345-16
•		μΑ7605-26
μΑ78S40		μA111, μA3115-33
μπ494	2-120	μΑ139, μΑ239, μΑ339, μΑ2901, μΑ3302 5-40 μΑ193, μΑ293, μΑ393, μΑ2903
		μΑ 193, μΑ293, μΑ393, μΑ2903
Section Three Hybrid Voltage Regulators μΑ78H05A	3-3	Section Six Interface
μA78P05		μA96146-3
μA78H12A		μA96156-10
μA78HGA		μA96166-17
μA79HG		μA9627, μA9627C6-22
SH323, SH223, SH123		μA9636A6-27
SH1605		μA9637A6-31
		μA96386-35
		μA14886-38
		μA1489, μA1489A6-42
Section Four		μΑ75107A, μΑ75107B, μΑ75108B6-46
Operational Amplifiers		μA55/75110A6-55
·	4.0	μA751506-59
Testing		μA751546-63
μΑ709		μA9640 (26S10)6-69
μΑ714		μA3448A6-72
μΑ715		μΑ8Τ26Α, μΑ8Τ286-78
μΑ725		μA96436-84
μΑ739, μΑ749		μA9645 (3245)
μΑ741		μA9665/6/7/86-90
μΑ747		μA75450/60/706-96
μΑ748		μA75491, μA754926-114
μΑ759		μA4386-118
μΑ771, μΑ772, μΑ774		,
μΑ776	. 4-99	Table of Contents continued next page

Table of Contents

Section Seven Data Acquisition Page	Section Ten Page Hi Rel Processing
μΑ9650	•
μA 198, $μ$ A298, $μ$ A398	Section Eleven Package Outlines
	Section Twelve Fairchild Sales Offices12-3
Section Eight Telecommunications	
μA3680 8-3 μA5116 8-7 μA5151 8-18 μA5156 8-29	
Section Nine Special Functions	
μA5555 .9-3 μA5566 .9-9 μA726 .9-15 μA727 .9-18 μA733 .9-22 μA757 .9-29	
μA2240	



Indices, Cross Reference and Order Information
Voltage Regulators
Hybrid Voltage Regulators
Operational Amplifiers
Comparators
Interface
Data Acquisition
Telecommunications
Special Functions
Hi Rel Processing
Package Outlines
Telecommunications Special Functions Hi Rel Processing



Alpha Numeric Index

Device	Description	Page	Device	Description	Page
μ Α8Τ26Α	Interface	6-78	μ Α248	Operational Amplifier	4-156
μ Α8Τ28Α	Interface	6-78	μ A293	Comparator	5-49
μ Α78G	Voltage Regulator	2-74	μ Α293Α	Comparator	5-49
μ Α78HGA	Hybrid Voltage Regulator	3-15	μ Α298	Data Acquisition	7-21
μ Α78Η05Α	Hybrid Voltage Regulator	3-3	μ Α301A	Operational Amplifier	4-123
μ Α78Η12Α	Hybrid Voltage Regulator	3-11	μ Α305	Voltage Regulator	2-102
μ Α78L05A	Voltage Regulator	2-43	μ Α305Α	Voltage Regulator	2-102
μ Α78L62A	Voltage Regulator	2-43	μ Α307	Operational Amplifier	4-131
μ Α78L82A	Voltage Regulator	2-43	μ Α308	Operational Amplifier	4-137
μ Α78L98A	Voltage Regulator	2-43	μ Α308A	Operational Amplifier	4-137
μ Α78L12A	Voltage Regulator	2-43	μ Α309	Voltage Regulator	2-51
μ Α78L15A	Voltage Regulator	2-43	μ Α311	Comparator	5-33
и А78М05	Voltage Regulator	2-28	μ Α317	Voltage Regulator	2-109
μ Α78Μ06	Voltage Regulator	2-28	μ Α 318	Operational Amplifier	4-145
μ Α78Μ08	Voltage Regulator	2-28	μ Α324	Operational Amplifier	4-151
μ Α78Μ12	Voltage Regulator	2-28	μ Α339	Comparator	5-40
μ Α78Μ15	Voltage Regulator	2-28	μ Α339A	Comparator	5-40
μ Α78Μ24	Voltage Regulator	2-28	μ Α348	Operational Amplifier	4-156
μ Α78MG	Voltage Regulator	2-84	μ Α376	Voltage Regulator	2-102
μ Α78P05	Hybrid Voltage Regulator	3-7	μ Α393	Comparator	5-49
μ Α78S40	Voltage Regulator	2-119	μ Α393Α	Comparator	5-49
μ Α79G	Voltage Regulator	2-74	μ Α398	Data Acquisition	7-21
μ Α79HG	Hybrid Voltage Regulator	3-19	μ Α431A	Voltage Regulator	2-11
и А79М0 5	Voltage Regulator	2-66	μ Α438	Interface	6-118
μ Α79Μ08	Voltage Regulator	2-66	μ Α494	Voltage Regulator	2-126
μ Α79Μ12	Voltage Regulator	2-66	μ Α 555	Special Function	9-3
u Α79M 15	Voltage Regulator	2-66	μ A 556	Special Function	9-9
μ Α79MG	Voltage Regulator	2-84	μ Α 565	Data Acquisition	7-26
μ Α101	Operational Amplifier	4-121	μ Α571	Data Acquisition	7-33
μ Α101A	Operational Amplifier	4-123	μ Α709	Operational Amplifier	4-9
μ Α 105	Voltage Regulator	2-102	μ Α709 Α	Operational Amplifier	4-9
ι Α 107	Operational Amplifier	4-131	μ Α709C	Operational Amplifier	4-9
μΑ 108	Operational Amplifier	4-137	μ Α710	Comparator	5-3
μΑ 108Α	Operational Amplifier	4-137	μ Α711	Comparator	5-10
u Α 109	Voltage Regulator	2-51	μ Α714	Operational Amplifier	4-17
μ Α111	Comparator	5-33	μ Α715	Operational Amplifier	4-25
u Α117	Voltage Regulator	2-109	μ Α723	Voltage Regulator	2-94
u Α124	Operational Amplifier	4-151	μ Α725	Operational Amplifier	4-33
ι Α139	Comparator	5-40	μ Α725 Α	Operational Amplifier	4-33
ι Α148	Operational Amplifier	4-156	μ Α726	Special Function	9-15
u Α19 3	Comparator	5-49	μ Α727	Special Function	9-18
μ Α 193 Α	Comparator	5-49	μ Α 733	Special Function	9-22
μ Α198	Data Acquisition	7-21	μ Α 734	Comparator	5-16
ι Α201	Operational Amplifier	4-121	μ Α 739	Operational Amplifier	4-44
μ Α201A	Operational Amplifier	4-123	μ Α741	Operational Amplifier	4-55
μ A207	Operational Amplifier	4-131	μ Α747	Operational Amplifier	4-64
ι Α208	Operational Amplifier	4-137	μ Α748	Operational Amplifier	4-73
ιA208A	Operational Amplifier	4-137	μ Α749	Operational Amplifier	4-44
ι Α209	Voltage Regulator	2-51	μ Α 757	Special Function	9-29
ιA217	Voltage Regulator	2-109	μ Α 759	Operational Amplifier	4-83
uA224	Operational Amplifier	4-151	μ Α 760	Comparator	5-26
uA239	Comparator	5-40	μΑ700 μ Α771	Operational Amplifier	4-92
uA239A	Comparator	5-40	μ Α772	Operational Amplifier	4-92
~~~~~	Comparator	J 40	μ	Sporational Amplition	7 02

# Alpha Numeric Index

Device	Description	Page	Device	Description	Page
μ <b>Α774</b>	Operational Amplifier	4-92	μ <b>Α75450B</b>	Interface	6-96
μ <b>Α776</b>	Operational Amplifier	4-99	μ <b>Α</b> 75451Α	Interface	6-96
μ <b>Α791</b>	Operational Amplifier	4-109	μ <b>Α75451B</b>	Interface	6-96
μ <b>Α798</b>	Operational Amplifier	4-115	μ <b>Α75452A</b>	Interface	6-96
μ <b>Α0801</b>	Data Acquisition	7-42	μA75452B	Interface	6-96
μ <b>Α0802</b> μ <b>Α1458</b>	Data Acquisition Operational Amplifier	7-51 4-161	μ <b>Α75453Α</b> μ <b>Α75453Β</b>	Interface Interface	6-96 6-96
μ <b>Α 1438</b> μ <b>Α 1488</b>	Interface	6-38	μΑ75461	Interface	6-96
μ <b>A 1489</b>	Interface	6-42	μΑ75462	Interface	6-96
μ <b>Α</b> 1558	Operational Amplifier	4-161	μ <b>Α</b> 75471	Interface	6-96
μ <b>Α2240</b>	Special Function	9-36	μ <b>Α75472</b>	Interface	6-96
μ <b>Α2901</b>	Comparator	5-40	μ <b>Α75491</b>	Interface	6-114
μ <b>Α2902</b>	Operational Amplifier	4-151	μ <b>Α75492</b>	Interface	6-114
μ <b>Α2903</b>	Comparator	5-49	SH123	Hybrid Voltage Regulator	3-23
μ <b>Α3086</b>	Special Function	9-46	SH223	Hybrid Voltage Regulator	3-23
μ <b>Α3302</b>	Comparator Operational Amplifier	5-40 4-166	SH323	Hybrid Voltage Regulator	3-23
μ <b>Α3303</b> μ <b>Α3403</b>	Operational Amplifier	4-166 4-166	SH1605	Hybrid Voltage Regulator	3-27
μ <b>Α3403</b> μ <b>Α3448</b>	Interface	6-72			
μ <b>A</b> 3680	Telecommunication	8-3			
μ <b>A4136</b>	Operational Amplifier	4-174			
μ <b>A</b> 5116	Telecommunication	8-7			
μ <b>Α</b> 5151	Telecommunication	8-18			
μ <b>Α5156</b>	Telecommunication	8-29			
μ <b>Α7392</b>	Special Function	9-51			
μ <b>Α7805</b>	Voltage Regulator	2-14			
μ <b>Α7806</b>	Voltage Regulator	2-14			
μ <b>Α7808</b>	Voltage Regulator Voltage Regulator	2-14			
μ <b>Α7885</b> μ <b>Α7812</b>	Voltage Regulator Voltage Regulator	2-14 2-14			
μΑ7815	Voltage Regulator	2-14			
μΑ7818	Voltage Regulator	2-14		1	
μ <b>A</b> 7824	Voltage Regulator	2-14			
μ <b>Α7905</b>	Voltage Regulator	2-57			
μ <b>Α7908</b>	Voltage Regulator	2-57			
μ <b>Α7912</b>	Voltage Regulator	2-57			
μΑ7915	Voltage Regulator	2-57			
μΑ9614	Interface	6-3			
μ <b>Α9615</b> μ <b>Α9616</b>	Interface Interface	6-10 6-17			
μ <b>Α961</b> 7	Interface	6-22			
μ <b>Α9636A</b>	Interface	6-27			
μ <b>Α9637A</b>	Interface	6-31			
μΑ9638	Interface	6-35			
μΑ9640	Interface	6-69			
μ <b>A9643</b>	Interface	6-84			
μ <b>A9645</b>	Interface	6-87			
μ <b>Α9650</b>	Data Acquisition	7-3			
μΑ9665	Interface	6-90			
μ <b>Α9666</b>	Interface Interface	6-90 6-90			
μ <b>Α9</b> 667 μ <b>Α9</b> 668	Interface	6-90 6-90			
μ <b>Α9706</b>	Data Acquisition	7-9			
μΑ9708	Data Acquisition	7-14			
μ <b>A</b> 55107A	Interface	6-46			
μΑ55110Α	Interface	6-55			
μΑ75107Α	Interface	6-46			
μ <b>Α75107B</b>	Interface	6-46			
μ <b>A</b> 75108B	Interface	6-46			
μΑ75110Α	Interface	6-55			
μ <b>Α</b> 75150 μ <b>Α</b> 75154	Interface	6-59			
μ <b>Α/</b> 3   34	Interface	6-63	l		



Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
AMD		AMD (Cont.)		INTERSIL (Co	ont.)
715DC	μΑ715DC	LM139D	μA139DM	μΑ723HM	μΑ723 <b>ΗΜ</b>
715HC	μΑ715HC	LM139AD	μA139ADM	μΑ723PC	μΑ723PC
715DM	μA715DM	LM201H	μA201HC	μΑ733HC	μΑ733HC
715HM	μA7 15HM	LM201AH	μA201AHM	μA733HM	μA733HM
723DC	μA723DC	LM208H	μA208HM	μA741FM	μA741FM
723DM	μA723DM	LM208AH	μA208AHM	μΑ741HC	μΑ741HC
723HC	μA723HC	LM224D	μA224DV	μA741HM	μΑ741HM
723HM	μA723HM	LM239D	μA239DC	μA741TC	μΑ741TC
723PC	μΑ723PC	LM239AD	μA239ADC	μA748HC	μΑ748HC
725HC	μΑ725HC	LM301AH	μA301AHC	μA748HM	μΑ748HM
725HM	μΑ725HM	LM305H	μA305HC	μΑ748TC	μΑ748TC
733DC	μΑ733DC	LM305AH	μA305AHC	μΑ/ 40/0	μπιτοιο
733DM	μΑ733DM	LM308H	μA308HC	MOTOROLA	
733HC	μΑ733HC	LM308AH	μΑ308AHC	LM101AH	μA101AHM
733HM	μΑ733HM	LM311H	μΑ311HC	LM105HM	μΑ101ΑΠΜ μΑ105ΗΜ
741FM	μΑ7331Μ μΑ741FM	LM324D	μΑ311ΠC μΑ324DC	LM 108H	μΑ 108HM
741FM 741HC	μΑ741FM μΑ741HC	LM324D	μΑ324DC μΑ324PC	LM 108AH	μΑ 108ΑΗΜ
741HM	μΑ741HM	LM339D	μΑ324PC μΑ339DC	LM109K	μΑ106ΑΠΜ μΑ109ΚΜ
		1			•
741AFM 741AHM	μΑ741AFM	LM339N	μA339PC	LM111H	μ <b>Α111HM</b>
	μΑ741AHM	LM339AD	μA339ADC	LM111J-8	μA111RM
741EHC	μA741EHC	LM339AN	μA339APC	LM117K	μ <b>Α117ΚΜ</b>
747DC	μA747DC	INTERSIL		LM124J	μA124DM
747DM	μ <b>Α747DM</b>			LM139J	μA139DM
747HC	μ <b>Α747HC</b>	ICL 108LNTY	μA 108HM	LM139AJ	μA139ADM
747HM	μ <b>Α747HM</b>	ICL741CHSPA	μ <b>Α741TC</b>	LM201AH	μ <b>Α201AHM</b>
747PC	μA747PC	ICL741MHSTY	μ <b>Α741HM</b>	LM208H	μ <b>Α208HM</b>
747ADM	μ <b>Α747ADM</b>	LM101AH	μA 101AHM	LM208AH	μ <b>Α208</b> ΑΗΜ
747AHM	μ <b>Α747</b> ΑΗΜ	LM105H	μ <b>Α 105HM</b>	LM209K	μ <b>Α209</b> ΚΜ
747EDC	μA747EDC	LM108H	μA 108HM	LM217K	μ <b>Α217UV</b>
747EHC	μ <b>Α747EHC</b>	LM108AH	μA 108AHM	LM224J	μA224DV
748HC	μΑ748HC	LM111H	μ <b>Α111HM</b>	LM239AJ	μA239ADC
748HM	μΑ748 <b>ΗΜ</b>	LM124J	μA 124DM	LM239J	μA239DC
AM1408L6	μA0802CDC	LM301AH	μA301AHC	LM293H	*μA293RC
AM1408L7	$\mu$ A0802BDC	LM301AN	μA301ATC	LM293AH	*μA293ARC
AM1408L8	$\mu$ A0802ADC	LM305H	μA305HC	LM301AH	μA301AHC
AM1458H	μΑ1458HC	LM308H	μA308HC	LM301AN	μA301ATC
AM1508L8	μA0802DM	LM308N	μA308TC	LM305H	μA305HC
AM1558H	μ <b>Α 1558HM</b>	LM308AH	μA308AHC	LM308AH	μA308AHC
DAC-08CQ	$\mu$ A0801CDC	LM308AN	μA308ATC	LM308AN	μA308ATC
DAC-08EQ	μA0801EDC	LM311H	μΑ311HC	LM308H	μA308HC
DAC-08Q	μA0801DM	LM311N	μ <b>Α</b> 311TC	LM308N	μA308TC
LM101H	μ <b>Α 10 1HM</b>	LM324J	μA324DC	LM309K	μA309KC
LM101AH	μA101AHM	LM324N-14	μA324PC	LM311H	μA311HC
LM 105H	μA 105HM	NE555N	μA555TC	LM311J-8	μA311RC
LM108H	μA 108HM	NE556N	μA556PC	LM311N	μA311TC
LM108AH	μA 108AHM	μA723DC	μA723DC	LM317K	μΑ317KC
LM111H	μA111HM	μA723DM	μA723DM	LM317T	μA317UC
LM124D	μA124DM	μA723HC	μΑ723HC	LM324J	μA324DC

'Note

Number   Equivalent   Number   Equivalent   Number	Equivalent
LM339AJ         μA339ADC         MC1733CG         μA733HC         MC78L05ACP           LM393AN         μA393ATC         MC1741CG         μA741HC         MC78L12ACP           LM393AN         μA393TC         MC1741CP1         μA741HC         MC78M05CT           LM710CH         μA710HC         MC1741CP1         μA741HC         MC78M06CG           LM711CH         μA711HC         MC1741CB         μA741HC         MC78M06CG           LM723CH         μA723HC         MC1747CG         μA747HC         MC78M06CG           LM723CJ         μA723DC         MC1747CB         μA747HC         MC78M06CT           LM741CH         μA741HC         MC1747CB         μA747HC         MC78M08CG           LM741CH         μA741HC         MC1747CB         μA747HC         MC78M08CT           LM741CH         μA741HC         MC1747CB         μA747HM         MC78M08CT           LM2901N         μA2901PC         MC1747CB         μA747HM         MC78M12CT           LM2902N         μA2903PC         MC1748CG         μA748HC         MC78M12CT           LM2903N         μA2903PC         MC1748CB         μA748HM         MC78M2CT           MC1408L6         μA0802PC         MC175CG         μA776HC         M	`ont \
LM339AJ         μA339ADC         MC1733CG         μA733HC         MC78L05ACP           LM393AN         μA393ATC         MC1741CG         μA741HC         MC78L12ACP           LM393AN         μA393ATC         MC1741CP1         μA741HC         MC78L15ACP           LM710CH         μA710HC         MC1741CP1         μA741HC         MC78M05CG           LM711CH         μA710HC         MC1741CU         μA741HC         MC78M06CG           LM723CJ         μA723HC         MC1747CG         μA747HC         MC78M06CG           LM723CJ         μA723HC         MC1747CG         μA747HC         MC78M06CG           LM741CH         μA741HC         MC1747CD         μC78M08CG           LM741CH         μA741HC         MC1747CP         μA747PC         MC78M08CG           LM2901N         μA2901PC         MC1747C         μA747HM         MC78M12CT           LM2902N         μA2903TC         MC1748CG         μA748HC         MC78M12CT           LM2903N         μA2903TC         MC1748CP1         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748CP1         μA748HM         MC7905CK           MC1408L7         μA0802ADC         MC1776CP1         μA776HM         MC7905CK	JUIIL.J
LM339JN         μA393DC         MC1741CG         μA741HC         MC78L12ACP           LM393AN         μA393ATC         MC1741CG         μA741HC         MC78L15ACP           LM393N         μA393TC         MC1741CDI         μA741HC         MC78M05CG           LM710CH         μA710HC         MC1741CU         μA741HC         MC78M06CG           LM711CH         μA71HC         MC174TCG         μA74THC         MC78M06CT           LM723CJ         μA723DC         MC174TCL         μA74TDC         MC78M06CT           LM741CH         μA741HC         MC174TCL         μA74TDC         MC78M06CT           LM741CN         μA741TC         MC174TCL         μA74TDC         MC78M06CT           LM741CN         μA741TC         MC174TCL         μA74TDM         MC78M06CT           LM2901N         μA2901PC         MC174TCL         μA74TDM         MC78M15CT           LM2903N         μA2903TC         MC1748CP1         μA748TM         MC78M15CT           MC1408L6         μA0802BDC         MC1746CP         μA748TM         MC7805CK           MC1408L7         μA0802BDC         MC1776CP         μA776TM         MC7906CT           MC1408P6         μA0802CPC         MC1776CP         μA776TM <t< td=""><td>μA78L05AWC</td></t<>	μA78L05AWC
LM393AN         μA393ATC         MC1741CG         μA741TC         MC78L15ACP           LM393N         μA393TC         MC1741CD1         μA741TC         MC78M05CG           LM710CH         μA710HC         MC1741CU         μA741RC         MC78M05CT           LM711CH         μA711HC         MC1741CU         μA741HM         MC78M06CT           LM723CH         μA723HC         MC1747CL         μA747DC         MC78M06CT           LM723CJ         μA723HC         MC1747CL         μA747DC         MC78M06CT           LM741CH         μA741HC         MC774TCL         μA747DC         MC78M06CT           LM741CH         μA741HC         MC1747CL         μA747DC         MC78M06CT           LM741CH         μA741HC         MC78M06CT         MC78M08CT           LM741CH         μA74THM         MC78M08CT         MC78M08CT           LM741CH         μA74THM         MC78M08CT         MC78M12CT           LM2901N         μA2901PC         MC174CD         μA74THM         MC78M08CT           LM2902N         μA2903TC         MC1748CD         μA74BHC         MC78M12CT           LM2903N         μA2903TC         MC1748CG         μA74BHC         MC78M12CT           MC1408LP         μA0802	μΑ78L12AWC
LM393N         μA393TC         MC1741CP1         μA741TC         MC78M05CG           LM710CH         μA710HC         MC1741CU         μA741HC         MC78M05CG           LM713CH         μA723HC         MC1741CG         μA741HM         MC78M06CG           LM723CJ         μA723DC         MC1747CL         μA747HC         MC78M08CG           LM741CH         μA741HC         MC1747CL         μA747PC         MC78M08CG           LM741CN         μA741TC         MC1747C         μA747HM         MC78M08CG           LM2901N         μA2901PC         MC1747C         μA747HM         MC78M12CG           LM2901N         μA2901PC         MC174RC         μA748HC         MC78M12CT           LM2903N         μA2903TC         MC1748CG         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748CG         μA748HM         MC7905CK           MC1408L7         μA0802BDC         MC1776CG         μA776HC         MC7905CK           MC1408L8         μA0802ADC         MC1776CP1         μA776HM         MC7908CT           MC1408P6         μA0802APC         MC3302L         μA3302PC         MC7912CK           MC1418P         μA966FPC         MC3303P         μA3303PC	μΑ78L15AWC
LM710CH         μA710HC         MC1741CU         μA741RC         MC78M05CT           LM711CH         μA711HC         MC1741G         μA741HM         MC78M06CT           LM723CH         μA723HC         MC1747CG         μA747HC         MC78M06CT           LM741CH         μA741HC         MC1747CP2         μA747PC         MC78M08CG           LM741CN         μA741HC         MC1747CP2         μA747PC         MC78M08CT           LM2901N         μA2901PC         MC1747C         μA747HM         MC78M12CT           LM2902N         μA2902PV         MC1748CG         μA748HC         MC78M12CT           LM2903N         μA2903TC         MC1748CP1         μA748HM         MC7905CK           MC1408L6         μA0802DC         MC1748CP1         μA748HM         MC7905CK           MC1408L8         μA0802ADC         MC1776CG         μA776HC         MC7905CK           MC1408P6         μA0802ADC         MC1776CG         μA776HM         MC7908CT           MC1408P7         μA0802ADC         MC1776CG         μA776HM         MC7908CT           MC1408P8         μA0802APC         MC3302P         μA3302PC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3303PC	μA78M05HC
LM711CH         μA711HC         MC1741G         μA741HM         MC78M06CG           LM723CJ         μA723HC         MC1747CB         μA747HC         MC78M06CT           LM7241CH         μA723DC         MC1747CL         μA747DC         MC78M08CT           LM741CN         μA741HC         MC1747CP2         μA747PC         MC78M08CT           LM2901N         μA2901PC         MC1747C         μA747HM         MC78M12CT           LM2902N         μA2903TC         MC174RCG         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748CG         μA748HC         MC78M24CT           MC1408L6         μA0802BDC         MC1776CG         μA776HC         MC7905CK           MC1408L8         μA0802ADC         MC1776CG         μA776HC         MC7908CK           MC1408P6         μA0802ADC         MC1776CG         μA776HM         MC7908CK           MC1408P6         μA0802APC         MC3302L         μA3303PC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3303PC         MC7912CK           MC1418P         μA9665PC         MC3303P         μA3303PC         MC7915CK           MC1418P         μA9666PC         MC3308P         μA303PC	μA78M05UC
LM723CH         μA723HC         MC1747CG         μA747HC         MC78M06CT           LM741CH         μA741HC         MC1747CD         μA747DC         MC78M08CG           LM741CH         μA741HC         MC1747CP2         μA747HM         MC78M08CT           LM2901N         μA2901PC         MC1747G         μA747HM         MC78M12CG           LM2902N         μA2902PV         MC1748CG         μA748HC         MC78M12CT           LM2903N         μA2903TC         MC1748CP1         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748G         μA748HM         MC7905CK           MC1408L7         μA0802BDC         MC1776CP         μA776HM         MC7909CK           MC1408L8         μA0802ADC         MC1776CP1         μA776TC         MC7908CK           MC1408P6         μA0802EPC         MC3302L         μA3302DC         MC7912CK           MC1408P7         μA9665PC         MC3302P         μA3303PC         MC7915CK           MC1411P         μA9666PC         MC3303P         μA3403DC         MC8715CK           MC1418P         μA9666PC         MC3403P         μA3403PC         MC8T26AP           MC1458CJ         μA1458CHC         MC3440AP         μA9640PC	μΑ78M06HC
LM723CJ         μA723DC         MC1747CL         μA747DC         MC78M08CG           LM741CN         μA741HC         MC1747CP         μA747PC         MC78M08CT           LM2901N         μA2901PC         MC1747L         μA747DM         MC78M12CG           LM2902N         μA2902PV         MC1748CG         μA748HC         MC78M15CT           LM2903N         μA2903TC         MC1748CP1         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748C         μA748HC         MC78M24CT           MC1408L7         μA0802BDC         MC1776CP1         μA776HC         MC7905CK           MC1408L8         μA0802ADC         MC1776CP1         μA776HC         MC7908CK           MC1408P6         μA0802CPC         MC1776CP1         μA776HM         MC7908CK           MC1408P7         μA0802BPC         MC3302L         μA3302DC         MC7912CK           MC1418P         μA9666PC         MC3303P         μA3303PC         MC7915CK           MC1418P         μA9666PC         MC3308P         μA3403DC         MC8726AP           MC1418P         μA9666PC         MC3403L         μA3403DC         MC8726AP           MC1458CG         μA1458CRC         MC3440AP         μA9640PC	μA78M06UC
LM741CH         μA741HC         MC1747CP2         μA747PC         MC78M08CT           LM741CN         μA741TC         MC1747G         μA747HM         MC78M12CG           LM2901N         μA2901PC         MC1747L         μA747DM         MC78M12CT           LM2902N         μA2903TC         MC1748CG         μA748HC         MC78M12CT           MC1408L6         μA0802CDC         MC1748CH         μA748HC         MC78M24CT           MC1408L7         μA0802BDC         MC1776CG         μA776HC         MC7905CK           MC1408L8         μA0802ADC         MC1776CP1         μA776HC         MC7905CT           MC1408P6         μA0802EPC         MC3302L         μA3302DC         MC7912CK           MC1408P7         μA0802BPC         MC3302P         μA3302PC         MC7912CK           MC1408P8         μA0802APC         MC3303P         μA3303PC         MC7915CK           MC1413P         μA9665PC         MC3303P         μA3403DC         MC7915CK           MC1418P         μA9666PC         MC3403L         μA3403DC         MC8726AL           MC1455P1         μA555TC         MC3403P         μA3403PC         MC8728AL           MC1458CQ         μA1458CRC         MC3440AP         μA9640PC	μΑ78M08HC
LM2901N         μA2901PC         MC1747L         μA747DM         MC78M12CT           LM2902N         μA2902PV         MC1748CG         μA748HC         MC78M15CT           LM2903N         μA2903TC         MC1748CP1         μA748TC         MC78M24CT           MC1408L6         μA0802CDC         MC1748CP         μA748HM         MC7905CK           MC1408L7         μA0802ADC         MC1776CG         μA776HC         MC7905CT           MC1408P6         μA0802CPC         MC1776CG         μA776HM         MC7908CK           MC1408P6         μA0802CPC         MC1776CG         μA776HM         MC7908CK           MC1408P8         μA0802CPC         MC3302L         μA3302DC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3303PC         MC7912CT           MC1411P         μA9665PC         MC3303P         μA303DC         MC7915CK           MC1412P         μA9666PC         MC3303P         μA303DC         MC7915CK           MC1413P         μA9667PC         MC3403P         μA3403PC         MC8T26AP           MC1456P1         μA555TC         MC3403P         μA9640PC         MC8T28AL           MC1458CG         μA1458CHC         MC3440AP         μA9640PC	μA78M08UC
LM2902N         μA2903TC         MC1748CG         μA748HC         MC78M15CT           LM2903N         μA2903TC         MC1748CP1         μA748TC         MC78M12CT           MC1408L6         μA0802CDC         MC1748G         μA748HM         MC7905CK           MC1408L7         μA0802BDC         MC1776CG         μA776HC         MC7908CK           MC1408L8         μA0802ADC         MC1776CP1         μA776HM         MC7908CK           MC1408P6         μA0802CPC         MC1776CP1         μA776HM         MC7908CT           MC1408P7         μA0802BPC         MC3302L         μA3302PC         MC7912CT           MC1408P8         μA0802APC         MC3303P         μA3303PC         MC7912CT           MC1411P         μA9666PC         MC3303P         μA3030PC         MC7915CT           MC1411P         μA9666PC         MC3386P         μA3003PC         MC7915CT           MC141BP         μA9668PC         MC3403L         μA3403PC         MC8T26AL           MC1458CG         μA1458CHC         MC3440AP         μA9640PC         MC8T28AL           MC1458CG         μA1458CHC         MC3448AL         μA3448ADC         SN75451BP           MC1458P1         μA1458HC         MC3458P         μA556PC <td>μA78M12HC</td>	μA78M12HC
LM2903N         μA2903TC         MC1748CP1         μA748TC         MC78M24CT           MC1408L6         μA0802CDC         MC1748G         μA748HM         MC7905CK           MC1408L7         μA0802BDC         MC1776CG         μA776TC         MC7905CK           MC1408L8         μA0802ADC         MC1776GP1         μA776TC         MC7908CK           MC1408P6         μA0802BPC         MC3302L         μA3302DC         MC7912CK           MC1408P7         μA0802BPC         MC3302L         μA3302PC         MC7912CT           MC1418P         μA9665PC         MC3303P         μA3302PC         MC7915CK           MC1411P         μA9666PC         MC3303P         μA3403PC         MC8726AP           MC1412P         μA9666PC         MC3403L         μA3403PC         MC8726AP           MC1416P         μA9668PC         MC3403L         μA3403PC         MC8726AL           MC1455P1         μA555TC         MC3403P         μA9640PC         MC8728AP           MC1458CG         μA1458CHC         MC3448AL         μA3448ADC         SN75451BP           MC1458G         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458CC         MC3458P1         μA798TC	μA78M12UC
MC1408L6         μA0802CDC         MC1748G         μA748HM         MC7905CK           MC1408L7         μA0802BDC         MC1776CG         μA776HC         MC7905CT           MC1408P6         μA0802ADC         MC1776CP1         μA776TC         MC7908CK           MC1408P7         μA0802BPC         MC1776G         μA776HM         MC7908CT           MC1408P8         μA0802APC         MC3302L         μA3302DC         MC7912CK           MC1411P         μA9665PC         MC3303P         μA3303PC         MC7915CT           MC1411P         μA9665PC         MC3308P         μA3086PC         MC7915CT           MC1413P         μA9667PC         MC3403L         μA3403DC         MC8726AP           MC1416P         μA9668PC         MC3403L         μA3403DC         MC8726AP           MC1458CG         μA1458CHC         MC3440AP         μA9640PC         MC8728AP           MC1458CG         μA1458CHC         MC3448AP         μA94640PC         MC8728AL           MC1458CU         μA1458CHC         MC3448AP         μA3448APC         SN75451BP           MC1458B         μA1458TC         MC3456P         μA7566PC         SN75452BP           MC1458U         μA1458TC         MC3458P1         μA798TC	μA78M15UC
MC1408L7         μA0802BDC         MC1776CG         μA776HC         MC7905CT           MC1408L8         μA0802ADC         MC1776CP1         μA776TC         MC7908CK           MC1408P6         μA0802CPC         MC1776G         μA776HM         MC7908CK           MC1408P7         μA0802BPC         MC3302L         μA3302PC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3303PC         MC7915CK           MC1411P         μA9665PC         MC3303P         μA303BPC         MC7915CT           MC1412P         μA9666PC         MC3403L         μA3403DC         MC8726AP           MC1416P         μA9668PC         MC3403L         μA3403DC         MC8726AP           MC1416P         μA9668PC         MC3403P         μA9640PC         MC8726AP           MC145EP1         μA555TC         MC3440AP         μA9640PC         MC8728AP           MC1458CG         μA1458CTC         MC3448AP         μA9640PC         MC8728AP           MC1458CU         μA1458CTC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3456P         μA556PC         SN75452BP           MC1458U         μA1458TC         MC3458P1         μA798TC	μA78M24UC
MC1408L8         μA0802ADC         MC1776CP1         μA776TC         MC7908CK           MC1408P6         μA0802CPC         MC1776G         μA776HM         MC7908CT           MC1408P7         μA0802BPC         MC3302L         μA3302PC         MC7912CK           MC1410P8         μA0802APC         MC3302P         μA3303PC         MC7915CK           MC1411P         μA9666PC         MC3303P         μA3403DC         MC7915CT           MC1412P         μA9666PC         MC3403L         μA3403DC         MC8726AP           MC1413P         μA9668PC         MC3403L         μA3403DC         MC8726AP           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8728AP           MC1458CG         μA1458CHC         MC3443P         μA9640PC         MC8728AP           MC1458CD1         μA1458CC         MC3448AL         μA3448ADC         SN75451BP           MC1458P1         μA1458TC         MC3456P         μA556PC         SN75453BP           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA711HC           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA723DC           MC148BL         μA1489DC         MC75107L         μA55107ADM	μA7905KC
MC1408P6         μA0802CPC         MC1776G         μA776HM         MC7908CT           MC1408P7         μA0802BPC         MC3302L         μA3302DC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3302PC         MC7915CK           MC1411P         μA9665PC         MC3303P         μA3303PC         MC7915CK           MC1412P         μA9665PC         MC3386P         μA3403DC         MC8726AP           MC1413P         μA9667PC         MC3403L         μA3403DC         MC8726AP           MC1416P         μA9668PC         MC3403P         μA3403PC         MC8726AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8728AL           MC1458CG         μA1458CHC         MC3448P         μA9640PC         MC8728AL           MC1458CU         μA1458CTC         MC3448AL         μA3448APC         SN75451BP           MC1458G         μA1458TC         MC3448AP         μA3448APC         SN75452BP           MC1458P1         μA1458TC         MC3456P         μA556PC         SN75453BP           MC1458U         μA1458TC         MC3488AP         μA9636AT         μA711HC           MC148BL         μA148BPC         MC3558U         μA798TC	μA7905UC
MC1408P7         μA0802BPC         MC3302L         μA3302DC         MC7912CK           MC1408P8         μA0802APC         MC3302P         μA3302PC         MC7912CT           MC1411P         μA9665PC         MC3303P         μA3303PC         MC7915CK           MC1412P         μA9666PC         MC3308P         μA3008PC         MC7915CT           MC1413P         μA9668PC         MC3403L         μA3403DC         MC8T26AP           MC1416P         μA9668PC         MC3403P         μA3403PC         MC8T26AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AP           MC1458CG         μA1458CHC         MC34449P         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AP         μA3448APC         SN75451BP           MC1458G         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458PC         MC3458P1         μA798TC         μA723DC           MC148BL         μA148BPC         MC3558U         μA798TC         μA723DC           MC148BP         μA148BPC         MC55107L         μA75107ADC	μA7908KC
MC1408P8         μA0802APC         MC3302P         μA3302PC         MC7912CT           MC1411P         μA9665PC         MC3303P         μA3303PC         MC7915CK           MC1412P         μA9666PC         MC3386P         μA3403BC         MC7915CT           MC1413P         μA9667PC         MC3403L         μA3403DC         MC8T26AP           MC1416P         μA9668PC         MC3403P         μA3403PC         MC8T26AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AL           MC1458CG         μA1458CHC         MC3448AP         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AP         μA3448APC         SN75451BP           MC1458G         μA1458CTC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3456PP         μA556PC         SN75453BP           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458TC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA1488PC         MC3558U         μA798TC         μA723DC           MC1489L         μA1489PC         MC75107L         μA75107ADC	μA7908UC
MC1411P         μA9665PC         MC3303P         μA3303PC         MC7915CK           MC1412P         μA9666PC         MC3386P         μA3086PC         MC7915CT           MC1413P         μA9667PC         MC3403L         μA3403DC         MC8T26AP           MC1416P         μA9668PC         MC3403P         μA3403PC         MC8T26AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AP           MC1458CG         μA1458CHC         MC3443P         μA9640PC         MC8T28AP           MC1458CP1         μA1458CTC         MC3448AL         μA3448APC         SN75451BP           MC1458G         μA1458C         MC3456P         μA556PC         SN75452BP           MC1458F1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458TC         MC3458P1         μA798TC         μA711HC           MC1458U         μA1458C         MC3488AP         μA9636AT         μA711HC           MC148BL         μA1488PC         MC55107L         μA798TC         μA723PC           MC1488P         μA1489PC         MC75107L         μA75107APC         μA741HC           MC1489AP         μA1489PC         MC75450P         μA75450BPC <t< td=""><td>μΑ7912KC</td></t<>	μΑ7912KC
MC1412P         µA9666PC         MC3386P         µA3086PC         MC7915CT           MC1413P         µA9667PC         MC3403L         µA3403DC         MC8T26AP           MC1416P         µA9668PC         MC3403P         µA3403PC         MC8T26AL           MC145FP1         µA555TC         MC3440AP         µA9640PC         MC8T28AP           MC1458CG         µA1458CHC         MC3443P         µA9640PC         MC8T28AL           MC1458CP1         µA1458CTC         MC3448AL         µA3448ADC         SN75451BP           MC1458G         µA1458CC         MC3456P         µA556PC         SN75452BP           MC1458U         µA1458TC         MC3458P1         µA798TC         µA710HC           MC1458U         µA1458RC         MC3458P1         µA798TC         µA723DC           MC148BL         µA148BDC         MC3558U         *µA798TC         µA723DC           MC148BP         µA1489DC         MC75107L         µA55107ADM         µA723HC           MC1489P         µA1489PC         MC75107L         µA75107ADC         µA723PC           MC1489AP         µA1489ADC         MC75450P         µA75450BPC         µA741TC           MC1558G         µA1489APC         MC75452U         µA75453ARC	μA7912UC
MC1413P         μA9667PC         MC3403L         μA3403DC         MC8T26AP           MC1416P         μA9668PC         MC3403P         μA3403PC         MC8T26AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AP           MC1458CG         μA1458CHC         MC34443P         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AL         μA3448ADC         SN75451BP           MC1458CU         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3456P         μA556PC         SN75453BP           MC1458U         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA148BDC         MC3458P1         μA798TC         μA723DC           MC1488L         μA148BDC         MC3558U         *μA798TC         μA723DC           MC1488P         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489L         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AP         μA1489APC         MC75451P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451P         μA75452ARC </td <td>μΑ7915KC</td>	μΑ7915KC
MC1416P         μA9668PC         MC3403P         μA3403PC         MC8T26AL           MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AP           MC1458CG         μA1458CHC         MC3443P         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AL         μA3448ADC         SN75451BP           MC1458CU         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3456PP         μA556PC         SN75453BP           MC1458P1         μA1458RC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1458L         μA148BDC         MC3558U         *μA798TC         μA723DC           MC1488P         μA148BPC         MC55107L         μA55107ADM         μA723DC           MC1489L         μA148PC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA148PC         MC75107P         μA75107APC         μA741HC           MC1489AP         μA148PAC         MC75450P         μA75451ARC         NATIONAL           MC1558G         μA1558HM         MC75452U         μA75452ARC </td <td>μA7915UC</td>	μA7915UC
MC1455P1         μA555TC         MC3440AP         μA9640PC         MC8T28AP           MC1458CG         μA1458CHC         MC3443P         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AL         μA3448ADC         SN75451BP           MC1458CU         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458C         MC3456P         μA556PC         SN75453BP           MC1458P1         μA1458C         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458C         MC3488AP         μA9636AT         μA711HC           MC1458U         μA148BDC         MC3558U         *μA798TC         μA723DC           MC1488L         μA148BDC         MC3558U         *μA75107ADM         μA723DC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489ADC         MC75107P         μA75107APC         μA741HC           MC1489AD         μA1489ADC         MC75450P         μA75451ARC           MC1489AP         μA1489APC         MC75451U         μA75451ARC           MC1508L8         μA0802DM         MC75452U         μA75451ARC           MC1558G <td>μA8T26APC</td>	μA8T26APC
MC1458CG         μA1458CHC         MC3443P         μA9640PC         MC8T28AL           MC1458CP1         μA1458CTC         MC3448AL         μA3448ADC         SN75451BP           MC1458CU         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458TC         MC3456P         μA556PC         SN75453BP           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA148BDC         MC3558U         *μA798TC         μA723DC           MC1488P         μA148BPC         MC55107L         μA55107ADM         μA723PC           MC1489L         μA1489DC         MC75107P         μA75107ADC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489ADC         MC75450P         μA75451ARC         MC75452BP         MA741TC           MC158BG         μA1558HM         MC75452U         μA75453ARC         DS75107J         MC1558G         μA7558HM         MC75452U         μA75456TC         DS75107N         MC1558U         μA709TC         MC75461P         μA75462TC	$\mu$ A8T26ADC
MC1458CP1         μA1458CTC         MC3448AL         μA3448ADC         SN75451BP           MC1458CU         μA1458CRC         MC3448AP         μA3448APC         SN75452BP           MC1458G         μA1458HC         MC3456P         μA556PC         SN75453BP           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA148BDC         MC3558U         *μA798TC         μA723DC           MC1488P         μA148PC         MC55107L         μA55107ADM         μA723DC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489ADC         MC75107P         μA75107APC         μA741HC           MC1489AD         μA1489APC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75452U         μA75461TC         DS75107N           MC1558U         μA709TC         MC75462P         μA7	μA8T28PC
MC1458CU         µA1458CRC         MC3448AP         µA3448APC         SN75452BP           MC1458G         µA1458HC         MC3456P         µA556PC         SN75452BP           MC1458P1         µA1458TC         MC3458P1         µA798TC         µA710HC           MC1458U         µA1458RC         MC3488AP         µA9636AT         µA711HC           MC1488L         µA1488DC         MC3558U         *µA798TC         µA723DC           MC1488P         µA1489DC         MC55107L         µA55107ADM         µA723DC           MC1489L         µA1489DC         MC75107L         µA75107ADC         µA723PC           MC1489AP         µA1489ADC         MC75107P         µA75107APC         µA741HC           MC1489AP         µA1489APC         MC75450P         µA75450BPC         µA741HC           MC1489AP         µA1489APC         MC75451U         µA75451ARC         NATIONAL           MC1508L8         µA0802DM         MC75452U         µA75452ARC         NATIONAL           MC1558G         µA1558RM         MC75452U         µA75453ARC         DS75107J           MC1558U         µA709TC         MC75461P         µA75461TC         DS75107N           MC1709CP1         µA709PC         MC75491P         µA75	μA8T28DC
MC1458G         μA1458HC         MC3456P         μA556PC         SN75453BP           MC1458P1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA1488DC         MC3558U         *μA798TC         μA723DC           MC1488P         μA1489DC         MC55107L         μA55107ADM         μA723PC           MC1489L         μA1489DC         MC75107L         μA75107APC         μA723PC           MC1489AP         μA1489ADC         MC75450P         μA75450BPC         μA741HC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC741TC           MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558RM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC	*μΑ75451BTC
MC1458P1         μA1458TC         MC3458P1         μA798TC         μA710HC           MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA1488DC         MC3558U         *μA798TC         μA723DC           MC1488P         μA1488PC         MC55107L         μA55107ADM         μA723HC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75452ARC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75453ARC         DS75107J           MC1558G         μA1558RM         MC75461P         μA75461TC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75462TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC754	μA75452BTC
MC1458U         μA1458RC         MC3488AP         μA9636AT         μA711HC           MC1488L         μA1488DC         MC3558U         *μA798TC         μA723DC           MC1488P         μA1488PC         MC55107L         μA55107ADM         μA723HC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489ADC         MC75107P         μA75107APC         μA741HC           MC1489AP         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75452BRC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75453ARC         DS75107J           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75461TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451N           MC1710CL         μA710DC         M	μA75453BTC
MC1488L         μA1488DC         MC3558U         *μA798TC         μA723DC           MC1488P         μA1488PC         MC55107L         μA55107ADM         μA723DC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75452BRC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75461TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μ <b>Α710HC</b>
MC1488P         μA1488PC         MC55107L         μA55107ADM         μA723HC           MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1509CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KC         DS75452J-8	μA711HC
MC1489L         μA1489DC         MC75107L         μA75107ADC         μA723PC           MC1489P         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75451ARC           MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μA723DC
MC1489P         μA1489PC         MC75107P         μA75107APC         μA741HC           MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75452ARC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75452ARC         DS75107J           MC1558G         μA1558RM         MC75453U         μA75461TC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μA723HC
MC1489AL         μA1489ADC         MC75450P         μA75450BPC         μA741TC           MC1489AP         μA1489APC         MC75451U         μA75451ARC         MC75452ARC         MC75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μA723PC
MC1489AP         μA1489APC         MC75451U         μA75451ARC         NATIONAL           MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μΑ741HC
MC1508L8         μA0802DM         MC75452U         μA75452ARC         NATIONAL           MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	μΑ741TC
MC1558G         μA1558HM         MC75453U         μA75453ARC         DS75107J           MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	
MC1558U         μA1558RM         MC75461P         μA75461TC         DS75107N           MC1709CP1         μA709TC         MC75462P         μA75462TC         DS75108N           MC1709CP2         μA709PC         MC75491P         μA75491PC         DS75450N           MC1709G         μA709HM         MC75492P         μA75492PC         DS75451J-8           MC1710CG         μA710HC         MC7805K         μA7805KM         DS75451N           MC1710CL         μA710DC         MC7805CK         μA7805KC         DS75452J-8	475 107 400
MC1709CP1         μΑ709TC         MC75462P         μΑ75462TC         DS75108N           MC1709CP2         μΑ709PC         MC75491P         μΑ75491PC         DS75450N           MC1709G         μΑ709HM         MC75492P         μΑ75492PC         DS75451J-8           MC1710CG         μΑ710HC         MC7805K         μΑ7805KM         DS75451N           MC1710CL         μΑ710DC         MC7805CK         μΑ7805KC         DS75452J-8	μΑ75107ADC
MC1709CP2         μΑ709PC         MC75491P         μΑ75491PC         DS75450N           MC1709G         μΑ709HM         MC75492P         μΑ75492PC         DS75451J-8           MC1710CG         μΑ710HC         MC7805K         μΑ7805KM         DS75451N           MC1710CL         μΑ710DC         MC7805CK         μΑ7805KC         DS75452J-8	μΑ75107APC μΑ75108BPC
MC1709G         μΑ709HM         MC75492P         μΑ75492PC         DS75451J-8           MC1710CG         μΑ710HC         MC7805K         μΑ7805KM         DS75451N           MC1710CL         μΑ710DC         MC7805CK         μΑ7805KC         DS75452J-8	μΑ75450BPC
MC1710CG μΑ710HC MC7805K μΑ7805KM DS75451N MC1710CL μΑ710DC MC7805CK μΑ7805KC DS75452J-8	μΑ75451ARC
MC1710CL μΑ710DC MC7805CK μΑ7805KC DS75452J-8	μΑ75451ATC
### ### ### ### #### #################	μΑ75451ATC μΑ75452ARC
me 11 1001	μΑ75452ATC
MC1710G μΑ710HM MC7806CK μΑ7806KC DS75453J-8	μΑ75453ARC
MC1710L μΑ710DM MC7806CT μΑ7806UC DS75453N	μΑ75453ATC
MC1711CG μΑ711HC MC7812K μΑ7812KM DS75461N	μΑ75461TC
MC1711CL μΑ711DC MC7812CK μΑ7812KC DS75462N	μΑ75462TC
MC1711CP μA711PC MC7812CT μA7812UC DS75491N	μΑ75491PC
MC1711G μΑ711HM MC7815K μΑ7815KM DS75492N	μΑ75491PC
MC1711L μΑ711DM MC7815CK μΑ7815KC DS8T26AJ	μΑ/34921 Ο μΑ8Τ26ADM
MC1723CG μΑ723HC MC7815CT μΑ7815UC DS8T28J	μΑ8Τ28DM
MC1723CL μΑ723DC MC7818K μΑ7818KM LF351N	μΑ771TC
MC1723CP μΑ723PC MC7818CK μΑ7818KC LF353N	μΑ772TC
MC1723G $\mu$ A723HM MC7818CT $\mu$ A7818UC LF398H	μA398HC
MC1723L μΑ723DM MC7824K μΑ7824KM LM101AH	μΑ101AHM
MC1733G μΑ733HM MC7824CK μΑ7824KC LM105H	μA 105HM
MC1733L μΑ733DM MC7824CT μΑ7824UC LM108H	μA 108HM

'Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
NATIONAL (Cont.)		NATIONAL (Cor	NATIONAL (Cont.)		nt.)
LM108H	μA 108AHM	LM709AH	μA709AHM	LM78M12CP	*µA78M12UC
LM109K	μA109KM	LM710H	μΑ710HM	LM78M15CP	*μΑ78M15UC
LM111H	μA111HM	LM710CH	μΑ7 10HC	LM7905CK	μΑ7905KC
LM124J	μA124DM	LM710CN	μΑ710PC	LM7905CT	μΑ7905UC
LM139J	μA139DM	LM711H	μΑ711HM	LM7912CK	μΑ7912KC
LM139AJ	μA 139ADM	LM711CH	μΑ711HC	LM7912CT	μΑ7912UC
LM140K-5.0	μA7805KM	LM711CN	μΑ711PC	LM7915CK	μΑ7915KC
LM140K-8.0	μA7808KM	LM723H	μA723HM	LM7915CT	μΑ7915UC
LM140K-12	μA7812KM	LM723J	μA723DM	LM7905CH	μΑ79M05AHC
LM140K-15	μA7815KM	LM723CH	μΑ723HC	LM7912CH	μΑ79M12AHC
LM140K-18	μA7818KM	LM723CJ	μΑ723DC	LM7915CH	μΑ79M15AHC
LM140K-24	μA7824KM	LM723CN	μΑ723PC	LIMIT O TOOT	μΑΙ ΘΙΝΙ ΙΟΑΙ ΙΟ
LM201AH	μA201AHM	LM725H	μΑ725HM	PMI	
LM208H	μA208HM	LM725CH	μΑ725HC	CMP-03AJ	μ <b>Α 1 1 1</b> HM
LM208AH	μA208AHM	LM725CN	μΑ725TC μΑ725TC	CMP-03AZ	μΑ111RM
LM209K	μA209KM	LM733H	μΑ72310 μΑ733HM	CMP-04BY	•
LM224J	μΑ209ΚΜ μΑ224DV	LM733CH	μΑ733HM μΑ733HC	CMP-04BY	μΑ139DM μΑ239DC
LM239J	μΑ224DV μΑ239DC	LM733CN	μΑ733PC μΑ733PC	DAC-08Q	μΑ239DC μΑ0801DM
LM239AJ	μΑ239ADC	LM741H	μΑ733F	DAC-08Q	•
LM301AH	μΑ209ΑDC μΑ301ΑHC	LM741AH	μΑ741ΠΜ μΑ741ΑΗΜ	DAC-08Q DAC-08CP	μA0802DM
LM301AN	μΑ301ΑΠΟ μΑ301ΑΤΟ	LM741CH	μΑ741HC	1	μA0801CPC
LM305H	μΑ301ΑΤΟ μΑ305HC	LM741CJ	<b>,</b>	DAC-08CP DAC-08CQ	μA0802BPC
LM305AH	μΑ305AHC μΑ305AHC	LM741CN	μΑ741RC	DAC-08CQ	μA0801CDC
LM308H	μΑ308AHC μΑ308HC	1	μΑ741TC	DAC-08CQ	μA0802BDC
LM308N	μΑ308TC	LM741EH	μΑ741EHC	DAC-08EP	μA0801EPC
	μΑ3081C μΑ308ΑΗC	LM741EN	μΑ741ETC		μA0802APC
LM308AH		LM747H	μΑ747HM	DAC-08EQ	μA0801EDC
LM308AN	μA308ATC	LM747J	μA747DM	DAC-08EQ	μA0802ADC
LM309K LM311H	μA309KC	LM747AH	μΑ747AHM	DAC1408A-6P	μA0802CPC
	μA311HC	LM747AJ	μA747ADM	DAC1408A-6Q	μA0802CDC
LM311J-8	μA311RC	LM747CH	μΑ747HC	DAC1408A-7P	μA0802BPC
LM311N	μA311TC	LM747CJ	μΑ747DC	DAC1408A-7Q	μA0802BDC
LM317K	μA317KC	LM747CN	μA747PC	DAC1408A-8P	μA0802APC
LM317T	μA317UC	LM747EH	μΑ747EHC	DAC1408A-8Q	μA0802ADC
LM324J	μA324DC	LM747EJ	μΑ747EDC	DAC1508A-8Q	μA0802DM
LM324N	μA324PC	LM748H	μΑ748HM	OP-07J	μΑ714HM
LM339J	μA339DC	LM748CH	μΑ748HC	OP-07CJ	μΑ714HC
LM339N	μA339PC	LM748CN	μΑ748TC	OP-07EJ	μA714EHC
LM339AJ	μA339ADC	LM760CH	μΑ760HC	PM108J	μA108HM
LM339AN	μA339APC	LM1458H	μA1458HC	PM108AJ	μA 108AHM
LM340K-5.0	μΑ7805KC	LM1458J	μA1458RC	PM111J	μ <b>A111HM</b>
LM340T-5.0	μA7805UC	LM1458N	μA1458TC	PM111Z	μ <b>A111RM</b>
LM340K-6.0	μΑ7806KC	LM1558H	μA 1558HM	PM139Y	μA139DM
LM340K-8.0	μΑ7808KC	LM1558J	μA1558RM	PM208J	μA208HM
LM340K-12	μA7812KC	LM2901N	μA2901PC	PM208AJ	μA208AHM
LM340T-12	μA7812UC	LM2901J	μA2901DC	PM308J	μA308HC
LM340K-15	μA7815KC	LM2903N	μA2903TC	PM308P	μA308TC
LM340T-15	μA7815UC	LM3086N	μA3086PC	PM308AJ	μA308AHC
LM340K-18	μA7818KC	LM3302J	μA3302DC	PM308AP	μ <b>Α308ATC</b>
LM340K-24	μA7824KC	LM3302N	μA3302PC	PM311J	μ <b>A311HC</b>
LM348J	μA348DC	LM7805CK	μΑ7805KC	PM311Z	μA311RC
LM348N	μA348PC	LM7805CT	μA7805UC	PM339Y	μA339DC
LM376N	μ <b>Α376TC</b>	LM7812CK	μA7812KC	PM339AY	μA339ADC
LM393N	μA393TC	LM7812CT	μA7812UC	PM725J	μA725HM
LM555CN	μ <b>Α</b> 555TC	LM7815CK	μA7815KC	PM725CJ	μA725HC
LM556CN	μA556PC	LM7815CT	μA7815UC	PM725CP	μ <b>Α725TC</b>
LM709H	μ <b>Α709HM</b>	LM78L05ACZ	$\mu$ A78L05AWC	PM741J	μ <b>Α741HM</b>
LM709CH	μA709HC	LM78L12ACZ	$\mu$ A78L12AWC	PM741CJ	μΑ741HC
LM709CN	μA709PC	LM78L15ACZ	$\mu$ A78L15AWC	PM741CZ	μΑ741RC
LM709CN-8	μΑ709TC	LM78M05CP	*μΑ78Μ05UC	PM1458J	μΑ1458HC

'Note

Part	Fairchild	Part	Fairchild	Part	Fairchild
Number	Equivalent	Number	Equivalent	Number	Equivalent
PMI (Cont.)		SILICON		SILICON	•
	A 1 450DC	GENERAL		GENERAL (Co	nt )
PM1458Z	μA1458RC		4.0.4111.4	SG733J	μA733DM
PM1558J	μA 1558HM	SG101T	μA 10 1HM	SG733T	μΑ733DM μΑ733HM
PM1558Z	μA1558RM	SG101AT	μΑ 101AHM	SG733CJ	μΑ733DC
SIGNETICS		SG105T	μA 105HM	SG733CN	μΑ733DC μΑ733PC
LM101AH	μA 101AHM	SG108T	μA 108HM	SG733CT	•
LM111H	μA111HM	SG108AT	μ <b>Α 108ΑΗΜ</b>	SG741F	μΑ733HC μΑ741FM
LM124F	μA124DM	SG109K	μA109KM	SG741T	μΑ741FM μΑ741HM
LM139F	μA139DM	SG111T	μ <b>Α111HM</b>	SG741CM	μΑ741ΠΜ μΑ741ΤC
LM193FE	μA193RM	SG117K	μ <b>Α117KM</b>	SG747J	μΑ7411C μΑ747DM
LM201AN	*μA201AHM	SG124J	μA124DM	SG747T	μΑ747ΗΜ
LM224N	μA224PV	SG139J	μA139DM	SG747CJ	μΑ747ΠWI μΑ747DC
LM224F	μA224DV	SG139AJ	μA139ADM	SG747CN	μΑ747DC μΑ747PC
LM301AN	μA301ATC	SG201T SG201AT	μA201HC	SG747CT	μΑ747HC
LM324N	μA324PC	SG201A1	μA201AHM	SG748T	μΑ748HM
LM324F	μA324DC	SG208AT	μA208HM	SG748CM	μΑ748TC
LM339N	μA339PC	l	μA208AHM	SG748CT	μΑ748HC
LM339F	μA339DC	SG209K   SG217P	μΑ209ΚΜ μΑ217UV	SG1458M	μΑ1458TC
LM2901F	μA2901DC	1	μΑ2170V μΑ224DV	SG1458T	μΑ1458HC
LM2901N	μA2901PC	SG224J	,	SG1458CM	μΑ1458CTC
LM2903FE	μA2903RC	SG224N	μA224PV	SG1458CT	μΑ1458CHC
LM2903N	μA2903TC	SG239J SG239N	μA239DC	SG1488J	μΑ1488DC
MC1458FE	μΑ1458RC	SG239AJ	μΑ239PC μΑ239ADC	SG1489J	μΑ1489DC
MC1458H	μΑ1458HC	SG239AN	μΑ239ADC μΑ239APC	SG1489AJ	μA1489ADC
MC1458N	μΑ1458TC	SG301AM	μA301ATC	SG1558T	μA 1558HM
MC1488N	μA1488PC	SG301AM	μΑ301AHC	SG2001J	*μA9665PC
MC1488F	μA1488DC	SG301A1	μΑ305HC	SG2002J	μA9666DC
MC1489N	μA1489PC	SG305AT	μA305AHC	SG2003J	μA9667DC
MC1489F	μA1489DC	SG308M	μA308TC	SG3086J	μA3086DC
MC1489AN	μA1489APC	SG308T	μΑ308HC	SG3086N	μA3086PC
MC1489AF	μA 1489ADC	SG308AM	μΑ308ATC	SG3302J	μA3302DC
MC1558H	μA 1558HM	SG308AT	μA308AHC	SG3302N	μA3302PC
MC1558FE	μA1558RM	SG309K	μA309KC	SG7805K	μA7805KM
MC3302N	μA3302PC	SG311M	μA311TC	SG7805CK	μA7805KC
MC3302F NE5501	μA3302DC	SG311T	μA311HC	SG7805CP	μA7805UC
ULN2001N	μA9665PC	SG317K	μΑ317KC	SG7808K	μA7808KM
ULN2003F	μA9665PC	SG317P	μA317UC	SG7808CK	μA7808KC
ULN2003F	μΑ9667DC μΑ9667PC	SG324J	μA324DC	SG7808CP	μA7808UC
ULN2004F	μA9667FC μA9668DC	SG324N	μA324PC	SG7812K	μA7812KM
ULN2004P	μA9668PC	SG339J	μA339DC	SG7812CK	μA7812KC
μA723F	μΑ3000ΓC μΑ723DM	SG339N	μA339PC	SG7812CP	μA7812UC
μA723H	μΑ723HM	SG339AJ	μA339ADC	SG7815K	μA7815KM
μA723CF	μΑ723DC	SG339AN	μA339APC	SG7815CK	μA7815KC
μΑ723CH	μΑ723HC	SG555M	μA555TC	SG7815CP	μA7815UC
μA723CN	μA723PC	SG556N	μA556PC	SG7818K	μΑ7818 <b>ΚΜ</b>
μA733F	μA733DM	SG710J	μA710DM	SG7818CK	μΑ7818KC
μA733H	μA733HM	SG710T	μA710HM	SG7818CP	μΑ7818UC
μA733CF	μA733DC	SG710CN	μΑ710PC	SG7824K	μ <b>Α</b> 7824ΚΜ
μA733CH	μA733HC	SG710CT	μΑ710HC	SG7824CK	μA7824KC
μA733CN	μA733PC	SG711J	μA711DM	SG7824CP	μA7824UC
μA741FE	μA741RM	SG711T	μΑ7 1 1HM	SG7905K	μΑ7905 <b>ΚΜ</b>
μA741CFE	μA741RC	SG711CJ	μA711DC	SG7905CK	μΑ7905KC
μA741CN	μA741TC	SG711CN	μΑ711PC	SG7905CP	μΑ7905UC
μA747F	μ <b>Α747DM</b>	SG711CT	μΑ711HC	SG7908K	μΑ7908K <b>M</b>
μA747H	μΑ747ΗΜ	SG723CJ	μA723DC	SG7908CK	μΑ7908KC
μA747CF	μA747DC	SG723CT	μΑ723HC	SG7908CP	μΑ7908UC
μA747CH	μΑ747HC	SG723J	μA723DM	SG7912K	μΑ7912K <b>M</b>
$\mu \wedge i + i \circ i$					
μΑ747CN	μΑ747PC μΑ748TC	SG723T	μΑ723 <b>ΗΜ</b>	SG7912CK SG7912CP	μΑ7912KC μΑ7912UC

'Note

Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent	Part Number	Fairchild Equivalent
SILICON		TEXAS		TEXAS	Market and the second s
GENERAL (Cont.)	)	INSTRUMENTS	(Cont.)	INSTRUMENTS	(Cont.)
SG7915K	μA7915KM	LM2903P	μA2903TC	ULN2003AJ	μA9667DC
SG7915CK	μA7915KC	MC1458JG	μA1458RC	ULN2003AN	μA9667PC
SG7915CP	μA7915UC	MC1458P	μΑ1458TC	ULN2004AJ	μA9668DC
SG75450BCN	μA75450BPC	MC1558JG	μA1558RM	ULN2004AN	μA9668PC
SG75451BCM	μA75451BTC	NE555P	μA555TC	μA709MU	μA709FM
SG75451BCY SG75452BCM	μΑ75451BRC μΑ75452BTC	NE556N RC4136J	μA556PC	μA709AMU	μΑ709AFM μΑ709TC
SG75452BCW SG75452BCY	μΑ75452BTC μΑ75452BRC	RC4136N	μΑ4136DC μΑ4136PC	μΑ709CP μΑ710CJ	μΑ7091C μΑ710DC
SG75453BCM	μΑ75452BTC	SA555P	μΑ4136FC μΑ555TC	μΑ7 10C3 μΑ7 10CN	μΑ7 10DC μΑ7 10PC
SG75453BCY	μA75453BRC	SN55107AJ	μA55107ADM	μΑ7 100N	μΑ7 10DM
SG75461CM	μA75461TC	SN55110AJ	μA55110ADM	μA711CN	μA711PC
SG75462CM	μA75462TC	SN75107AJ	μA75107ADC	μA711MJ	μA711DM
		SN75107AN	μA75107APC	μA723CJ	μA723DC
TEXAS		SN75107BJ	μA75107BDC	μA723CN	μ <b>Α723P</b> C
INSTRUMENTS		SN75107BN	μA75107BPC	μA723MJ	μA723DM
AM26S10CJ	μA9640DC	SN75108BN	μA75108BPC	μA733CJ	μA733DC
AM26S10CN	μA9640PC	SN75110AJ	μA75110ADC	μA733CN	μA733PC
LM101AJ LM105L	*μΑ101AHM	SN75110AN	μA75110APC	μA733MJ	μA733DM
LM11JG	μΑ105HM μΑ111RM	SN75114J	μA9614DC	μA741CJG	μΑ741RC
LM113G LM124J	μΑ 1 1 1 RM μΑ 124DM	SN75114N SN75115J	μΑ9614PC μΑ9615DC	μA741CP	μΑ741TC
LM139J	μΑ139DM	SN75115N	μA9615DC μA9615PC	μΑ741MJG μΑ747C	μΑ741RM μΑ747DC
LM139AJ	μΑ 139ADM	SN75150N	μΑ36150PC μΑ75150PC	μΑ747CN	μΑ747DC μΑ747PC
LM148J	μΑ 148DM	SN75150P	μΑ75150ΓC μΑ75150TC	μΑ7476Ν μΑ747ΜJ	μΑ747ΓΟ μΑ747DM
LM193JG	μA 193RM	SN75154J	μΑ75154DC	μΑ748CP	μΑ748TC
LM201AJG	*μA201AHM	SN75154N	μA75154PC	μA2240CJ	μA2240DC
LM209LA	*μA209KM	SN75188J	μA1488DC	μA2240CN	μA2240PC
LM217KC	μ <b>A217UV</b>	SN75188N	μA1488PC	μA7805CKC	μA7805UC
LM224J	μA224DV	SN75189J	μA1489DC	μA7808CKC	μΑ7808UC
LM224N	μ <b>A224PV</b>	SN75189N	μA1489PC	μA7812CKC	μA7812UC
LM239J	μA239DC	SN75189AJ	μA1489ADC	μA7815CKC	μA7815UC
LM239N	μA239PC	SN75189AN	μA1489APC	μA7818CKC	μA7818UC
LM248J	μA248DC	SN75450BN	μA75450BPC	μA7824CKC	μA7824UC
LM293JG	μA293RC	SN75451BJG	μA75451BRC	μA7885CKC	μA7885UC
LM293P LM301AP	μΑ293TC μΑ301ATC	SN75451BP SN75452BJG	μΑ75451BTC μΑ75452BRC	μΑ78L05CLP μΑ78L12CLP	μΑ78L05AWC μΑ78L12AWC
LM305L	μA305HC	SN75452BJG SN75452BP	μΑ75452BRC μΑ75452BTC	μΑ78L12CLP μΑ78L15CLP	μΑ78L12AWC μΑ78L15AWC
LM305AL	μA305AHC	SN75453BJG	μΑ75452BTC μΑ75453BRC	μΑ78Μ05CKC	μΑ78Μ05UC
LM309LA	*μA309KC	SN75453BP	μΑ75453BTC	μΑ78M06CKC	μΑ78M06UC
LM311JG	μA311RC	SN75461P	μA75461TC	μA78M08CKC	μA78M08UC
LM311P -	μA311TC	SN75462P	μA75462TC	μA78M12CKC	μA78M12UC
LM317KC	μA317UC	SN75471P	μA75471TC	μA78M15CKC	μA78M15UC
LM318JG	*μA318HC	SN75472P	μA75472TC	μA78M24CKC	μA78M24UC
LM324J	μA324DC	SN75491N	μA75491PC	μA7905CKC	μA7905UC
LM324N	μA324PC	SN75492N	μA75492PC	μA7908CKC	μA7908UC
LM339AJ	μA339ADC	TL081ACJG	μΑ771ARC	μA7912CKC	μA7912UC
LM339AN	μA339APC	TL081ACP	μΑ771ATC	μA7915CKC	μΑ7915UC
LM339J LM339N	μΑ339DC μΑ339PC	TL081BCJG	μΑ771BRC	μA79M05CKC	μΑ79M05AUC
LM339N LM348J	μΑ339PC μΑ348DC	TL081BCP TL081CJG	μΑ771BTC μΑ771RC	μΑ79M08CKC μΑ79M12CKC	μΑ79M08AUC μΑ79M12AUC
LM348N	μΑ348PC	TL081CJG	μΑ771HC μΑ771TC	μΑ79M12CKC	μΑ79Μ12ΑUC μΑ79Μ15ΑUC
LM376P	μA376TC	TL431CLP	μΑ//11C μΑ431AWC	9614CJ	μΑ79Μ15Α0C μΑ9614DC
LM393JG	μA393RC	TL494CN	μ <b>A494PC</b>	9614CN	μA9614PC
LM393P	μA393TC	TL494CJ	μA494DC	9615CJ	μA9615DC
LM2901J	μA2901DC	TL494MJ	μA494DM	9615CN	μA9615PC
LM2901N	μA2091PC	ULN2001AN	μA9665PC		r
LM2902N	μA2902PV	ULN2002AJ	μA9666DC		
LM2903JG	μA2903RC	ULN2002AN	μA9666PC		
'Note				<u> </u>	



# **Ordering Information**

Three basic units of information are contained in the ordering code.

μΑ741 Device Type T Package Type C Temperature Range

Device Type

This group of alpha numeric characters defines the device including functional and electrical characteristics, alpha suffixes are added to further delineate electrical options.

**Package Type** 

One alpha suffix represents the basic package style.

D = Dual In-line (Hermetic, Ceramic)

F = Flatpak (Hermetic)

H = Metal Package

J = Dual In-Line (Side Brazed)

K = Metal Power Package (TO-3)

P = Dual In-Line (Molded)

R = 8-lead DIP (Hermetic, Ceramic)

S = Metal Package (Hybrid only)

T = 8-lead DIP (Molded)

U = Power Package (Molded, TO-220)

U1 = Power Package (Molded)

W = Molded Package (TO-92 Outline)

Different outlines exist within each package style to accommodate various die sizes and number of leads. Specific dimensions for each package can be found in the Package Outline section of this catalog, listed by online code. These specific codes are referenced on each data sheet.

**Temperature Range** 

One alpha suffix represents one of the following three basic temperature grades in common use. Exact values and conditions are specified on the device data sheets.

C = Commercial M = Military V = Industrial 0°C to +70/75°C -55°C to +125°C -20°C to 85°C -55°C to + 85°C -40°C to +85°C

Examples

 $\mu A741 \mbox{FM}$  This number code indicates a  $\mu A741$  Operational Amplifier in a flatpak with military temperature rating capability.  $\mu A725 \mbox{EHC}$  This number code indicates a  $\mu A725$  Instrumentation Operational Amplifier, electrical option E, in a metal package with a commercial temperature rating capability.

#### **Device Identification**

All Fairchild standard catalog linear circuits will be marked as shown in the following example.

μΑ710DC F Date Code



Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rei Processing	10
Package Outlines	11
Fairchild Sales Offices	12



# Voltage Regulator Testing

Linear Products

#### **Testing Voltage Regulators**

All Fairchild voltage regulators are factory-tested with automated equipment to ascertain that they meet or exceed guaranteed specifications. The testing equipment operates at relatively high speeds and automatically measures output voltage tolerances, line and load regulation, quiescent current, short-circuit current, and a long list of other voltage regulator parameters. To adequately interpret published voltage regulator specifications, it is advisable to have some understanding of the testing as performed at Fairchild. This is also important for customer incoming inspection, as some correlation is necessary between factory testing and customer acceptance testing.

Individual parameter tests performed on Fairchild voltage regulators require only a few milliseconds, so a complete regulator test can be accomplished in a fraction of a second. Such short testing times mean that the device junction temperature is very close to ambient. If the devices were tested under steady-state conditions, costs would unfortunately increase, and the increased expense would be passed on to the customer. Consequently, published parameters are based on fast testing and usually specified with a constant junction temperature of 25°C. Exceptions are noted in the individual data sheet tables.

When a regulator is operated with high dissipation. however, the effect of temperature drift must be evaluated or at least considered. For example, a μA7805 1 ampere positive voltage regulator with a junction temperature of 25°C, a 10 V input, and a load current variation of 1.5 A has a guaranteed load regulation of less than 50 mV for military-grade units and less than 100 mV for commercial-grade units. Under steady-state testing conditions, as opposed to pulsed testing conditions, junction temperature would increase by 30°C to 55°C (based on a 4°C/W junction-to-case thermal resistance and an infinite heat sink.) The  $\mu$ A7805 regulator has a temperature coefficient of -1.1 mV/°C, so a 30°C junction-temperature increase means an output voltage drift of -33 mV. This drift must be considered if load regulation is being measured under steady-state conditions.

Incoming inspection tests should accommodate these conditions. One approach would be to duplicate the testing procedure used by manufacturing; i.e., maintain a constant junction temperature of 25°C. If steady-state testing is performed during acceptance evaluation, a correlation between the method used in incoming inspection and the method used by

Fairchild must be established. In this case, the temperature coefficients of each regulator type must be considered.

#### 3-Terminal Regulators

Testing of 3-terminal regulators is performed at input voltages that reflect actual use conditions. The input-output voltage differential considers all of the variations associated with nominal, unregulated power supplies. For example, a 12 V regulator ( $\mu$ A7812) test uses a 7 V I/O voltage differential and considers the following parameters.

Device Input/Output Voltage Differential—2 V Nom. Line Voltage Reference—10% Filtered Supply Ripple—10% Line Regulation—10% Diode Drop and Source Impedance Variations—1 V

This is expressed in the following equation.

$$V_{IN} = V_{OUT(max)} + (V_{IN} - V_{OUT}) + Ripple$$
  
+ Line Reg +  $V_{D}$   
= 12.6 V + 2 V + 1.46 V + 1.6 V + 1 V  
= 18.66 V

A 12 V regulator, then, is not only tested with a guard band, but the input voltage range used allows for greater variation than is present in actual operating conditions. All Fairchild 3-terminal regulator tests are based on similar practical considerations.

Figure 2-1 shows a self-contained load-pulsing circuit that can be used for measuring load regulation of either a positive or negative regulator. The  $\mu A555$  timer operates in the astable mode as a free-running multivibrator. Transistors Q2 and Q4, along with the load resistors RL, provide the required loading across the regulator outputs. The on and off times of Q2 and Q4 are set by potentiometers R2 and R4. Transistors Q2 and Q4 must be capable of handling the load current levels to be measured. Line regulation of positive or negative regulators can be measured using the circuits in Figure 2-2. Here a pulse generator switches the input voltages between VIN (min) and VIN (max) but a similar arrangement could be used by substituting a  $\mu A555$  timer for the pulse generator.

Fig. 2-1 Self-Contained Load Regulation Test Circuit for Positive or Negative Regulators






Fig. 2-2 Line Regulation Test Circuits

#### a. For Positive Regulators



#### b. For Negative Regulators



#### Ripple Rejection

Ripple rejection is the ratio (in dB) of the regulator input ac component (or the output of the sine wave generator) to the output ac component of the device under test. Its measurement is quite straightforward.

Ripple rejection of Fairchild regulators is normally specified at a load current of 30 to 50% of the rated output of the device. This is more realistic than the 20 mA or so specified by some other manufacturers. A regulator with good ripple rejection at low output currents may not necessarily maintain this feature at moderate-to-high current levels unless special effort is made during the layout of the integrated circuit to keep the reference circuit on isotherms (equal temperature lines) and away from the heat source (series-pass element).

Figure 2-3 shows two simple circuits for measuring ripple rejection of positive and negative regulators.


The 5 k potentiometers in both circuits provide the bias necessary to produce the dc level of the input voltage to the regulator. The sine-wave generators are used to produce the ac component of the regulator input voltage.

#### Life Test and Burn-In (See Figure 2-4)

Burn-in information is provided here as a guide to perform regulator life testing. The burn-in performed by Fairchild is based on the thermal resistance of the regulator package. The power dissipation level is selected so that the junction temperature is near the maximum specified level (150°C for most products). The power level is then determined based on the chosen ambient. In general, burn-in is performed at 25°C ambient without a heat sink but it can also be done with a heat sink or a different ambient.

#### Fig. 2-3 Ripple Rejection Measurement Circuits

#### a. For Positive Regulators



#### b. For Negative Regulators





Fig. 2-4 Burn-In Circuit for  $\mu$ A7805 Regulator in TO-220 Package



Example: Determine a burn-in circuit, operating at a 25°C ambient, for a  $\mu$ A7805 in the TO-220 package. From the data sheet:

$$\theta_{\rm JA} = 65^{\circ} {\rm C/W \ max}$$

$${\rm P_D} = \frac{{\rm T_J \ (max) - T_A}}{\theta_{\rm JA}} = \frac{150 - 25}{65} = 1.92 \ {\rm W}$$

If  $R_L = 30 \Omega$  and the effects of  $I_Q$  are neglected,

$$P_{D} = (V_{IN} - V_{OUT}) \frac{V_{OUT}}{R_{L}}$$

or

$$V_{IN} = P_D \quad \frac{R_L}{V_{OUT}} + V_{OUT} = 16.5 \text{ V}$$

If the same circuit is used at an ambient of 125°C,

$$V_{IN} = P_D \frac{R_L}{V_{OUT}} + V_{OUT}$$
$$= \frac{150 - 125}{65} \times \frac{30}{5} + 5$$
$$= 7.3 \text{ V}$$

Note that the value of the load resistor chosen here  $(30~\Omega)$  is arbitrary. Any other value giving output currents within the rating of the device could be used. If the burn-in is to be performed at more than one temperature, selecting a common load resistor for all temperatures and changing the input voltage to give the required power dissipations simplifies the design and construction of the burn-in fixtures.



A Schlumberger Company

# Thermal Considerations


To fully utilize the various available regulator packages, sufficient attention must be paid to proper heat removal. For efficient thermal management, the user must rely on important parameters supplied by the manufacturer, such as junction-to-case and junction-to-ambient thermal resistance and maximum operating junction temperature. The device temperature depends on the power dissipation level, the means for removing the heat generated by this power dissipation and the temperature of the body (heat sink) to which this heat is removed.

Figure 6-1 shows a simplified equivalent circuit for a typical semiconductor device in equilibrium. The power dissipation, which is analogous to current flow in electrical terms, is caused by a heat source similar to a voltage source. Temperature is analogous to voltage potential and thermal resistance to ohmic resistance. Extending the analogy of Ohm's law to

$$\theta_{\mathsf{JA(tot)}} = \theta_{\mathsf{JC}} + \theta_{\mathsf{CS}} + \theta_{\mathsf{SA}} = \frac{\mathsf{T_J} - \mathsf{T_A}}{\mathsf{P_D}}$$

Thermal resistance, then, is the rise in the temperature of a package above some reference level per unit of power dissipation in that package, usually expressed in degrees centigrade per watt. The reference temperature may be ambient or it may be the temperature of a heat sink to which the package is connected. There are several factors that affect thermal resistance including die size, the size of the heat source on the die (series-pass transistor in an IC regulator), die-attach material and thickness, leadframe material, construction and thickness.

Fig. 6-1. Simplified Thermal Circuit



#### Thermal Evaluation Of Regulators

To measure thermal resistance, the difference between the junction temperature and the chosen reference temperature, case, sink or ambient, must be determined. Ambient or sink temperature measurement is straightforward. For case-temperature measurement, the device should have a sufficiently large heat sink and the power level should be close to the specified rating of the package-die combination. The case or tab temperature can be measured by an infrared microradiometer or by using a thermocouple soldered to a point in the center of the case or tab at the tab-heat-sink interface as close to the die as practical.

Measurement of the junction temperature, unfortunately, is not as simple and involves some calibrations. There are several methods available for junction-temperature measurement; the two most commonly used are described here.

#### Thermal Shutdown Method

With this method, the thermal shutdown temperature of each device is used as the thermometer in determining the thermal resistance. The device is first heated externally, with as little internal power dissipation as practical, until it reaches thermal shutdown. Then, with the device mounted on a heat sink, the regulator is powered externally until it reaches thermal shutdown again. With some packages, the ambient of the device and its heat sink may have to be elevated sufficiently to force the regulator into shutdown. The thermal resistance of the device can then be calculated by using

$$\theta_{\text{JC}} = \frac{\mathsf{T}_{\text{J}} - \mathsf{T}_{\text{C}}}{\mathsf{P}_{\text{D}}}$$

where  $\theta_{JC}$  is the junction-to-case thermal resistance  $T_J$  is the measured thermal shutdown temperature

T_C is the measured case temperature
P_D is the power dissipated to force the device into shutdown and is equal to

(VIN - VOUT) IOUT + VIN IQ

IQ is the quiescent current of the device and can be neglected for low thermal resistance packages such as the TO-3 and TO-220.

#### Substrate or Isolation Diode Method

The second method of thermal-resistance measurement utilizes the isolation diodes within the integrated circuits as temperature sensing element*. Under normal operating conditions, the substrate diodes are reverse biased and separate or "isolate" active as well as passive components within an integrated circuit. (See Figure 6-2). When the regulator is reverse biased and a constant current is forced through the device between the input terminal and ground, the substrate diodes become forward biased; naturally, when the forward drop is measured, the diode with the highest temperature (lowest forward drop) is detected. Measurement of the thermal resistance of the regulator then involves two steps:

Calibrating the substrate diode at a fixed I_{SUBS} level in an oven or bath at two temperatures, preferably near the device operating junction temperature. It is assumed that this voltage drop changes linearly with temperature.


*For more detailed explanation of this method, see Fairchild Application Note 205, "Thermal Evaluation of Integrated Circuits". For µA723 thermal considerations, see page 3-29.

Measuring the junction temperature. The device is powered through a switching circuit S1 at a duty cycle greater than 99% (Figure 6-3); thus the device is electrically heated until it reaches equilibrium. During short measuring intervals (< 1% duty cycle), the switching circuit de-energizes the device and the forward drop of the substrate diode is measured at the previously calibrated ISUBS current level. This voltage drop must be measured as soon as possible (several microseconds) after the removal of the power pulse to avoid inaccurate readings due to cooling of the chip. Diode D1 prevents reverse current from flowing through the load resistor RI during the substrate-diode measuring interval. Since the change in the isolation diode drop is assumed to be linear with temperature, the measured voltage drop can be converted to its corresponding junction temperature by interpolation or extrapolation. Thermal resistance can then be calculated by the same formula used in the thermal-shutdown method.


#### **Heat Sink Requirements**

When is a heat sink necessary, and what type of a heat sink should one use? The answers to these questions depend on reliability and cost requirements. Heat sinking is necessary to keep the operating junction temperature T_J of the regulator below the

Fig. 6-2 Monolithic Transistor Isolation




Cross-sectional Diagram Showing Two Monolithic Transistors isolated by Substrate Diodes



**Equivalent Circuit** 

Fig. 6-3 Thermal Resistance Measurement Circuit Using Substrate Diode Technique



specified maximum value. Since semiconductor reliability improves as operating junction temperature is lowered, a reliability/cost compromise is usually made in the device design.

Table 6-1 is a tabulation by package of the various regulators available from Fairchild. It also lists the average and maximum values of thermal resistance for the regulator chip-package combinations and can be used as a guide in selecting a suitable package when designing a regulator circuit.

Thermal characteristics of voltage-regulator chips and packages determine that some form of heat sinking is mandatory whenever the power dissipation exceeds the following.

0.67 W for the TO-39 package
0.69 W for the TO-92 package
1.56 W for the Mini Batwing and Power Watt (similar to TO-202) packages
1.8 W for the TO-220 package
2.8 W for the TO-3 package

at 25°C ambient or lower power levels at ambients above 25°C.

To choose or design a heat sink, the designer must determine the following regulator parameters.

P_{D(max)}—Maximum power dissipation: (V_{IN} - V_{OUT})

T_{A(max)}—Maximum ambient temperature the regulator will encounter during operation.

T_{J(max)}—Maximum operating junction temperature, specified by the manufacturer.

 $\theta_{
m JC},\, \theta_{
m JA}$ —Junction-to-case and junction-to-ambient thermal resistance values, also specified by the regulator manufacturer.

θCS—Case-to-heat-sink thermal resistance which, for large packages, can range from about 0.2°C/W to about 1°C/W depending on the quality of the contact between the package and the heat sink.

 $\theta_{SA}$ —Heat-sink-to-ambient thermal resistance, specified by heat-sink manufacturer.

Maximum permissible dissipation without a heat sink is determined by

$$P_{D(max)} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}}$$

If the device dissipation P_D exceeds this figure, a heat sink is necessary. The total required thermal resistance may then be calculated.

$$\theta_{\text{JA(tot)}} = \theta_{\text{JC}} + \theta_{\text{CS}} + \theta_{\text{SA}} = \frac{T_{\text{J(max)}} - T_{\text{A(max)}}}{P_{\text{D}}}$$

Case-to-sink and sink-to-ambient thermal resistance information on commercially available heat sinks is normally provided by the heat sink manufacturer. A summary of some commercially available heat sinks is shown in *Table 6-2*. However, if a chassis or other conventional surface is used as a heat sink, *Figure 6-4* can be used as a guide to estimate the required surface area.

Fig. 6-4 Heat Sink Material Selection Guide

SURFACE AREA (BOTH SIDES OF THE HEAT SINK) SQUARE INCHES 8 10 15 20 25 30 40 50 60 80 5 6 COPPER. THICKNESS HORIZONTALLY-MOUNTED 3/32" 3/16 3 THICKNESS VERTICALLY-MOUNTED and and and and another four 3/32" 3/16" ALUMINUM 5 **THICKNESS** HORIZONTALLY-MOUNTED ertendontonborterriber: 3/32" ALUMINUM, **THICKNESS** VERTICALLY-MOUNTED THERMAL RESISTANCE IN °C/W

To determine either area required or thermal resistance of a given area, draw a vertical line between the top (or area) line down to the material of interest.

Table 6-1 Thermal Resistance ( $\theta_{JC},\,\theta_{JA}$ ) By Device and Package*

#### **Resistances Listed as Follows:**

 $^{ heta}$ JC (TYP)  $^{ heta}$ JC (MAX) in  $^{\circ}$ C/W  $^{ heta}$ JA (TYP)  $^{ heta}$ JA (MAX)

Reg. Type	Device No./Series	IOUT (A)	TO-3 K	4-Lead TO-3 K	TO-220 U	Power Watt U1'	TO-39 H
	μ <b>A78LXX</b>	0.1					20 40 140 190
	μ <b>Α78ΜΧΧ</b>	0.5			3.0 5.0 62 70		18 25 120 185
	μ <b>A</b> 109, μ <b>A</b> 209 μ <b>A</b> 309, 5 V	1	3.5 5.5 40 45				
Pos. 3-Term	μ <b>Α78</b> ΧΧ	1	3.5 5.5 40 45		3.0 5.0 60 65		
	78H05, 5 V	5	1.5 2.0 37 40				
	μ <b>Α78</b> ΗΧΧ	5	2.0 2.5 32 38				
Neg.	μ <b>Α79MXX</b>	0.5			3.0 5.0 62 70		18 25 120 185
3-Term	μ <b>Α79</b> ΧΧ	1	3.5 5.5 40 45		3.0 5.0 60 65		
	μ <b>Α105</b> / 305/376	0.012 to 0.045					
	μΑ723	0.125					
Pos. Adj.	μA78MG 4-TERM	0.5				6 8 75 80	
·	μ <b>A78G</b> 4-TERM	1		4.0 6.0 44 47		6 8 75 80	
	μ <b>A78HG</b>	5	2.0 2.5 32 38				
Neg.	μA79MG 4-TERM.	0.5				6 8 75 80	
Adj.	μ <b>A79G</b> 4-TERM.	1		4.0 6.0 44 47		6 8 75 80	

^{*}Similar to TO-202

4-Lead TO-39 H	TO-92 W	TO-99 8-Lead TO-5 H	TO-100 10-Lead TO-5 H	TO-116 14-Pin Plastic D	TO-116 14-Pin Ceramic D	8 Pin Minidip T
	 160 180					
		25 40 150 190				 160 190
			25 50 150 190	 150 190	125 160	
18 25 125 185						
18 25 125 185						

#### How to Choose a Heat Sink - Example

Determine the heat sink required for a regulator which has the following system requirements:

Operating ambient temperature range: 0°C-60°C Maximum junction temperature: 125°C Maximum output current: 800 mA Maximum input to output differential: 10 V

From Table 6-1, the choice is narrowed down to the  $\mu$ A7800 family, available in TO-3 and TO-220 packages. The TO-220 package is sufficent (lower cost, better thermal resistance).

$$\theta_{JC} = 5^{\circ}C/W$$
 maximum (from data sheet or *Table 6-1*)

$$\theta_{\text{JA(tot)}} = \theta_{\text{JC}} + \theta_{\text{CS}} + \theta_{\text{SA}} = \frac{\mathsf{T_J} - \mathsf{T_A}}{\mathsf{PD}}$$

$$\theta_{\text{CS}} + \theta_{\text{SA}} = \frac{125 - 60}{0.8 \times 10} - 5 = 3.13^{\circ}\text{C/W}$$

Assuming  $\theta_{CS} = 0.13^{\circ}\text{C/W}$  then  $\theta_{SA} = 3^{\circ}\text{C/W}$ 

This thermal resistance value can be achieved by using either 22 square inches of 3/16 inch thick vertically mounted aluminum (*Figure 6-4*) or a commercial heat sink (*Table 6-2*).

#### Tips for Better Regulator Heat Sinking

Avoid placing heat-dissipating components such as power resistors next to regulators.

When using low dissipation packages such as TO-5, TO-39, and TO-92, keep lead lengths to a minimum and use the largest possible area of the printed board traces or mounting hardware to provide a heat dissipation path for the regulator.

When using larger packages, be sure the heat sink surface is flat and free from ridges or high spots. Check the regulator package for burrs or peened-over corners. Regardless of the smoothness and flatness of the package and heat-sink contact, air pockets between them are unavoidable unless a lubricant is used. Therefore, for good thermal conduction, use a thin layer of thermal lubricant such as Dow Corning DC-340, General Electric 662 or Thermacote by Thermalloy.

In some applications, especially with negative regulators, it is desirable to electrically insulate the regulator case from the heat sink. Hardware kits for this purpose are commercially available for such packages as the TO-3 and TO-220. They generally consist of a 0.003 to 0.005 inch thick piece of mica or bonded fiberglass to electrically isolate the two surfaces, yet provide a thermal path between them. As expected, the thermal resistance will increase but, as in the direct metal-to-metal joint, some improvement can be realized by using thermal lubricant on each side of the mica.

If the regulator is mounted on a heat sink with fins, the most efficient heat transfer takes place when the fin is in a vertical plane, as this type of mounting forces the heat transfer from fin to air in a combination of radiation and convection.

If it is necessary to bend any of the regulator leads, handle them carefully to avoid straining the package. Furthermore, lead bending should be restricted since repeated bending will fatigue and eventually break the leads.

#### Table 6-2. Heat Sink Selection Guide

This list is only representative. No attempt has been made to provide a complete list of all heat sink manufacturers. All values are typical as given by manufacturer or as determined from characteristic curves supplied by manufacturer.

$\theta_{\sf SA}$ Approx. (°C/W)	(°C/W) Manufacturer and Type		Manufacturer and Type		
TO-3 Packages		1.9	IERC E2 Series (Extruded)		
0.4 (9" length)	Thermalloy (Extruded) 6590	2.1	IERC E1, E3 Series (Extruded)		
_	Series	2.3-4.7	Wakefield 600 Series		
0.4-0.5 (6"	Thermalloy (Extruded) 6660, 6560	4.2	IERC HP3 Series		
length)	Series	4.5	Staver V3-5-2		
0.56-3.0	Wakefield 400 Series	4.8-7.5	Thermalloy 6001 Series		
0.6 (7.5" length)	Thermalloy (Extruded) 6470	5-6	IERC HP3 Series		
, , ,	Series	5-10	Thermalloy 6013 Series		
0.7-1.2 (5-5.5"	Thermalloy (Extruded) 6423,	5.6	Staver V3-3-2		
length)	6443, 6441, 6450 Series	5.9-10	Wakefield 680 Series		
1.0-5.4 (3"	Thermalloy (Extruded) 6427,	6	Wakefield 390 Series		
length)	6500, 6123, 6401, 6403, 6421,	6.4	Staver V3-7-224		
- ,	6463, 6176, 6129, 6141, 6169,	6.5-7.5	IERC UP Series		
	6135, 6442 Series	8	Staver V1-5		

Table 6-2. (Cont.)

• •			
θ _{SA} Approx. (°C/W)	Manufacturer and Type	θ _{SA} Approx. (°C/W)	Manufacturer and Type
8.1	Staver V3-5	TO-5 and TO-3	9 Packages
8.8	Staver V3-7-96	12	Thermalloy 1101, 1103 Series
9.5	Staver V3-3	12-16	Wakefield 260-5 Series
9.5-10.5	IERC LA Series	15	Staver V3A-5
9.8-13.9	Wakefield 630 Series	22	Thermalloy 1116, 1121, 1123
10	Staver V1-3		Series
11	Thermalloy 6103, 6117 Series	22	Thermalloy 1130, 1131, 1132 Series
TO-220 Packag	ges (See Note 1)	24	Staver F5-5C
4.2	IERC HP3 Series	25	Thermalloy 2227 Series
5-6	IERC HP1 Series	26-30	IERC Thermal Links
6.4	Staver V3-7-225	27-83	Wakefield 200 Series
6.5-7.5	IERC VP Series	28	Staver F5-5B
7.1	Thermalloy 6070 Series	34	Thermalloy 2228 Series
8.1	Staver V3-5	35	IERC Clip Mount Thermal Link
8.8	Staver V3-7-96	39	Thermalloy 2215 Series
9.5	Staver V3-3	41	Thermalloy 2205 Series
10	Thermalloy 6032, 6034 Series	42	Staver F5-5A
12.5-14.2	Staver V4-3-192	42-65	Wakefield 296 Series
13	Staver V5-1	46	Staver F6-5, F6-5L
15	Thermalloy 6030 Series	50	Thermalloy 2225 Series
15.1-17.2	Staver V4-3-128	50-55	IERC Fan Tops
16	Thermalloy 6072, 6106 Series	53	Thermalloy 2211 Series
18	Thermalloy 6038, 6107 Series	55	Thermalloy 2210 Series
19	IERC PB Series	56	Thermalloy 1129 Series
20	Staver V6-2	58	Thermalloy 2230, 2235 Series
20	Thermalloy 6025 Series	60	Thermalloy 2226 Series
25	IERC PA Series	68	Staver F1-5
TO 00 Deakers		72	Thermalloy 1115 Series
TO-92 Package	Staver F2-7	Dower Watt (si	miles to TO 202)
46	Staver F5-7A, F5-8-1	Packages (See	milar to TO-202)
50	IERC RUR Series	12.5-14.2	Staver V4-3-192
57	Staver F5-7D	12.5-14.2	
65-5	IERC RU Series	13	Thermalloy 6063 Series Staver V5-1
72	Staver F1-7	· <del>-</del>	Staver V4-3-128
85	Thermalloy 2224 Series	15.1-17.2	Thermalloy 6106 Series
65	Thermanoy 2224 Series	19 20	Staver V6-2
Mini Detwine		24	Thermalloy 6047 Series
Mini Batwing 10	Thermalloy 6069 Series	2 <del>4</del> 25	Thermalloy 6047 Series Thermalloy 6107 Series
10.6	Thermalloy 6068 Series	25 37	IERC PA1-7CB with PVC-1B Clip
11.7	Thermalloy 6065 Series		Staver F7-3
11.7	Thermalloy 6067 Series	40-42	
	<u>*</u>	40-43	Staver F7-2
20	Thermalloy 6062 Series	42	IERC PA2-7CB with PVC-1B Clip
26	Thermalloy 6064 Series	42-44	Staver F7-1

#### Notes

- Most TO-3 heat sinks can also be used with TO-220 packages with appropriate hole patterns.
- Most TO-220 heat sinks can be used with the Power Watt package.

IERC: 135 W. Magnolia Blvd., Burbank, CA 91502

Staver Co., Inc.: 41-51 N. Saxon Ave., Bay Shore, N.Y. 11706

Thermalloy Inc.: 2021 W. Valley View Lane, Dallas, TX 75234 Wakefield Engineering, Inc.: Audubon Rd., Wakefield, MA 01880



A Schlumberger Company

# μA7800 Series 3-Terminal Positive Voltage Regulators

**Linear Products** 

#### Description


The  $\mu$ A7800 series of monolithic 3-Terminal Positive Voltage Regulators is constructed using the Fairchild Planar epitaxial process. These regulators employ internal current-limiting, thermal-shutdown and safearea compensation, making them essentially indestructible. If adequate heat sinking is provided, they can deliver over 1 A output current. They are intended as fixed voltage regulators in a wide range of applications including local (on card) regulation for elimination of distribution problems associated with single point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- OUTPUT CURRENT IN EXCESS OF 1 A
- NO EXTERNAL COMPONENTS
- INTERNAL THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT CURRENT LIMITING**
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION
- AVAILABLE IN THE TO-220 AND THE TO-3 PACKAGE
- OUTPUT VOLTAGES OF 5, 6, 8, 8.5, 12, 15, 18, AND 24 V

#### **Absolute Maximum Ratings**

Input Voltage (5 V through 18 V)	35 V
(24 V)	40 V
Internal Power Dissipation	Internally Limited
Storage Temperature Range	-65°C to +150°C
Operating Junction	
Temperature Range	
μ <b>A</b> 7800	-55°C to +150°C
μA7800C	0°C to +125°C
Pin Temperature	
Soldering, 60s time limit	
TO-3 Package	300°C
Soldering, 10s time limit	
TO-220 Package	230°C


# Connection Diagram TO-3 Package



(Top View)

Order Infor	mation		
Туре	Package	Code	Part No.
μΑ7805	Metal	HJ	μΑ7805KM
μΑ7806	Metal	HJ	μA7806KM
μΑ7808	Metal	HJ	μA7808KM
μΑ7812	Metal	HJ	μA7812KM
μA7815	Metal	HJ	μA7815KM
μΑ7818	Metal	HJ	μA7818KM
μΑ7824	Metal	HJ	μA7824KM
μΑ7805C	Metal	HJ	μA7805KC
μA7806C	Metal	HJ	μA7806KC
μA7808C	Metal	HJ	μA7808KC
μA7812C	Metal	HJ	μA7812KC
μA7815C	Metal	HJ	μA7815KC
μA7818C	Metal	HJ	μA7818KC
μA7824C	Metal	HJ	μA7824KC

# Connection Diagram To-220 Package




(Side View)

0	rd	е	r	Ir	ıf	0	rn	۱a	tic	n	

Туре	Package	Code	Part No.
μΑ7805C	Molded Power Pack	GH	μA7805UC
μΑ7806C	Molded Power Pack	GH	μA7806UC
μΑ7808C	Molded Power Pack	GH	μA7808UC
μA7885C	Molded Power Pack	GH	μA7885UC
μA7812C	Molded Power Pack	GH	μA7812UC
μA7815C	Molded Power Pack	GH	μA7815UC
μA7818C	Molded Power Pack	GH	μA7818UC
μΑ7824C	Molded Power Pack	GH	μA7824UC

#### **Equivalent Circuit**



#### μ**Α7805**

Electrical Characteristics  $V_{IN}$  = 10 V,  $I_{OUT}$  = 500 mA,  $-55^{\circ}$ C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)			Тур	Max	Unit
Output Voltage		T _J = 25°C		4.8	5.0	5.2	V
Line Demulation		T 25°C	$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$		3	50	mV
Line Regulation		11 – 25 C	8 V ≤ V _{IN} ≤ 12 V		1	25	mV
Load Deculation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		15	100	mV
Load Regulation		11 - 25 C	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		5	25	mV
Output Voltage		$8.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$ $5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		4.65		5.35	v
Quiescent Current		T _J = 25°C			4.2	6.0	mA
Quiescent Current Change	with line	8 V ≤ V _{IN} ≤	≦ 25 V			0.8	mA
Quiescent Current Change	with load	5 mA ≤ lou	_T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq 100$ kHz			8	40	$\mu V/V_{OUT}$
Ripple Rejection		f = 120 Hz,	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 18 \text{ V}$	68	78		dB
Dropout Voltage		I _{OUT} = 1.0 A	A, T _J = 25°C		2.0	2.5	V
Output Resistance		f = 1 kHz			17		mΩ
Short-Circuit Current		T _J = 25°C,	V _{IN} = 35 V		0.75	1.2	Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coefficient of		I _{OUT} = 5 mA	$-55^{\circ} \text{ C} \leq \text{T}_{\text{J}} \leq +25^{\circ} \text{C}$			0.4	mV/°C/
Output Voltage		1001 - 9 1114	$+25$ °C $\leq$ T _J $\leq$ $+150$ °C			0.3	Vout

#### μ**Α7805**C

Electrical Characteristics  $V_{IN}$  = 10 V,  $I_{OUT}$  = 500 mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)			Тур	Max	Unit
Output Voltage		T _J = 25°C		4.8	5.0	5.2	V
Line Deculation		T _J = 25°C	$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$		3	100	mV
Line Regulation		1J = 25°C	8 V ≤V _{IN} ≤ 12 V		1	50	mV
Lood Degulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		15	100	mV
Load Regulation		11 = 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		5	50	mV
Output Voltage		4.75		5.25	v		
Quiescent Current		$T_J = 25$ °C			4.2	8.0	mA
Quiescent Current Change	with line	7 V ≤ V _{IN} :	$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$			1.3	mA
Quiescent Ourrent Onlange	with load	$5 \text{ mA} \leq I_{OU}$	_{JT} ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ ,	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz}$		40		μV
Ripple Rejection		$f = 120 \text{ Hz}, 8 \text{ V} \le \text{V}_{\text{IN}} \le 18 \text{ V}$		62	78		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			2.0		V
Output Resistance		f = 1 kHz			17		mΩ
Short-Circuit Current		$T_J = 25$ °C,	V _{IN} = 35 V		750		mA
Peak Output Current		T _J = 25°C			2.2		Α
Average Temperature Coef	ficient of	$I_{OUT}$ = 5 mA, 0°C $\leq$ T _J $\leq$ 125°C			1.1		mV/°C
Output Voltage					1		

#### $\mu$ A7800 Series

#### μ**A7806C**

Electrical Characteristics  $V_{IN}$  = 11 V,  $I_{OUT}$  = 500 mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			6.0	6.25	V
Line Demulation		T 25°C	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$		5	120	mV
Line Regulation		11 - 25 C	9 V ≤ V _{IN} ≤ 13 V		1.5	60	mV
Load Population		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		14	120	mV
Load Regulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4	60	mV
Output Voltage		$\begin{array}{c} 8 \text{ V} \leq \text{V}_{\text{IN}} \text{ :} \\ 5 \text{ mA} \leq \text{I}_{\text{OU}} \\ \text{P} \leq 15 \text{ W} \end{array}$		5.7		6.3	v
Quiescent Current		T _J = 25°C			4.3	8.0	mA
Quiescent Current Change	with line	8 V ≤ V _{IN} :	≤ 25 V			1.3	mA
Quiescent Current Change	with load	5 mA ≤ lot	_{JT} ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			45		μV
Ripple Rejection		$f = 120 \text{ Hz}, 9 \text{ V} \le \text{V}_{\text{IN}} \le 19 \text{ V}$		59	75		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			2.0		V
Output Resistance	-	f = 1 kHz			19		mΩ
Short-Circuit Current		T _J = 25°C,	V _{IN} = 35 V		550		mA
Peak Output Current		T _J = 25°C			2.2		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			0.8		mV/°C

#### Note

^{1.} For all tables, all characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W  $\leq$  10 ms, duty cycle  $\leq$  5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

# $\mu$ A7808 Electrical Characteristics

Characteristics  $V_{IN}$  = 14 V,  $I_{OUT}$  = 500 mA,  $-55^{\circ}$ C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		7.7	8.0	8.3	V
Line Demulation		T _J = 25°C	$10.5~\text{V} \leq \text{V}_{\text{IN}} \leq 25~\text{V}$		6.0	80	mV
Line Regulation		1	$11 \text{ V} \leq \text{V}_{\text{IN}} \leq 17 \text{ V}$		2.0	40	mV
Load Degulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	100	mV
Load Regulation		11 - 25 0	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	40	mV
Output Voltage		$\begin{array}{c} 11.5 \text{ V} \leq \text{V}_{\text{I}} \\ 5 \text{ mA} \leq \text{I}_{\text{OU}} \\ \text{P} \leq 15 \text{ W} \end{array}$		7.6		8.4	v
Quiescent Current		T,j = 25°C			4.3	6.0	mA
Quiescent Current Change	with line	$11.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$				0.8	mA
Quiescent ourrent onlinge	with load	$5 \text{ mA} \leq I_{OUT} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			8	40	$\mu V/V_{OUT}$
Ripple Rejection		$f = 120 \text{ Hz}, 11.5 \text{ V} \le \text{V}_{\text{IN}} \le 21.5 \text{ V}$		62	72		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			2.0	2.5	V
Output Resistance		f = 1 kHz			16		mΩ
Short-Circuit Current		T _J = 25°C,	V _{IN} = 35 V		0.75	1.2	Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coefficient of		lour = 5 m/	$-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +25^{\circ}\text{C}$			0.4	mV/°C/
Output Voltage		I _{OUT} = 5 mA	$+25^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 150^{\circ}\text{C}$			0.3	V _{OUT}

#### μ**Α7808C**

**Electrical Characteristics**  $V_{IN} = 14 \text{ V}, I_{OUT} = 500 \text{ mA}, 0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}, C_{IN} = 0.33 \,\mu\text{F}, C_{OUT} = 0.1 \,\mu\text{F}, unless otherwise specified.}$ 

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		7.7	8.0	8.3	V
Line Regulation		T _J = 25°C	$10.5~\text{V} \leq \text{V}_{\text{IN}} \leq 25~\text{V}$		6.0	160	mV
			11 V ≤ V _{IN} ≤ 17 V		2.0	80	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	160	mV
			$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	80	mV
Output Voltage		$\begin{array}{l} 10.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 23 \text{ V} \\ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} \\ \text{P} \leq 15 \text{ W} \end{array}$		7.6		8.4	v
Quiescent Current		T _J = 25°C			4.3	8.0	mA
Quiescent Current Change	with line	$10.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$				1.0	mA
	with load	$5 \text{ mA} \leq I_{OUT} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			52		μV
Ripple Rejection		$f = 120 \text{ Hz}, 11.5 \text{ V} \le \text{V}_{\text{IN}} \le 21.5 \text{ V}$		56	72		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			2.0		V
Output Resistance		f = 1 kHz			16		mΩ
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			450		mA
Peak Output Current		T _J = 25°C			2.2		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT}$ = 5 mA, 0°C $\leq$ T _J $\leq$ 125°C			0.8		mV/°C

#### **μA7800 Series**

**μΑ7885C** 

Electrical Characteristics  $V_{IN} = 15 \text{ V}$ ,  $I_{OUT} = 500 \text{ mA}$ ,  $-55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}$ ,  $C_{IN} = 0.33 \,\mu\text{F}$ ,  $C_{OUT} = 0.1 \,\mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		8.15	8.5	8.85	V
Line Regulation		T _J = 25°C	$10.5~\text{V} \leq \text{V}_{\text{IN}} \leq 25~\text{V}$		6.0	170	mV
			$11 \text{ V} \leq \text{V}_{\text{IN}} \leq 17 \text{ V}$		2.0	85	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	170	mV
			$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	85	mV
Output Voltage		$\begin{array}{l} 11~V \leq V_{\text{IN}} \leq 23.5~V \\ 5~\text{mA} \leq I_{\text{OUT}} \leq 1.0~\text{A} \\ P \leq 15~W \end{array}$		8.1		8.9	v
Quiescent Current		T _J = 25°C			4.3	8.0	mA
Quiescent Current Change	with line	$10.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$				1.0	mA
	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			55		μV
Ripple Rejection		$f = 120 \text{ Hz}, 11.5 \text{ V} \le \text{V}_{\text{IN}} \le 21.5 \text{ V}$		56	70		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			2.0		V
Output Resistance		f = 1 kHz			16		mΩ
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			450		mA
Peak Output Current		T _J = 25°C			2.2		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT}$ = 5 mA, 0°C $\leq$ T _J $\leq$ 125°C			0.8		mV/°C

#### Note

¹ For all tables, all characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \leq$  10 ms, duty cycle  $\leq$  5%). Output voltage changes due to changes in internal temperature must be taken into account separately

 $\mu$ A7812 Electrical Characteristics  $V_{IN}$  = 19 V,  $I_{OUT}$  = 500 mA,  $-55^{\circ}$ C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		11.5	12.0	12.5	V
Line Deculation		$T_{J} = 25^{\circ}C$ 14.5 V $\leq V_{IN} \leq 30 \text{ V}$			10	120	mV
Line Regulation		11 - 25 0	$16 \text{ V} \leq \text{V}_{\text{IN}} \leq 22 \text{ V}$		3.0	60	mV
Load Pagulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	120	mV
Load Regulation		11 - 25 0	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	60	mV
Output Voltage		$\begin{array}{l} 15.5 \ V \leq V_{\mbox{\scriptsize IN}} \leq 27 \ V \\ 5 \ \mbox{\scriptsize mA} \leq I_{\mbox{\scriptsize OUT}} \leq 1.0 \ \mbox{\scriptsize A} \\ P \leq 15 \ \mbox{\scriptsize W} \end{array}$		11.4		12.6	v
Quiescent Current		T _J = 25°C			4.3	6.0	mA ,
Quiescent Current Change	with line	$15 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$				0.8	mA
Quiescent Current Change	with load	$5 \text{ mA} \leq I_{OU}$	_T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ ,	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz}$		8	40	μV/V _{OUT}
Ripple Rejection	•	f = 120 Hz,	$15 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$	61	71		dB
Dropout Voltage		I _{OUT} = 1.0 /	A, T _J = 25°C		2.0	2.5	V
Output Resistance		f = 1 kHz			18		mΩ
Short-Circuit Current	T _J = 25°C, V _{IN} = 35 V		V _{IN} = 35 V		0.75	1.2	Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coef	ficient of	la = 5 m/	$-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +25^{\circ}\text{C}$			0.4	mV/°C/
Output Voltage		I _{OUT} = 5 mA	+25°C ≤ T _J ≤ 150°C			0.3	VOUT

 $\mu$ A7812C Electrical Characteristics  $V_{IN}$  = 19 V,  $I_{OUT}$  = 500 mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		11.5	12.0	12.5	V
Line Regulation		T 25°C	$T_{J} = 25^{\circ}C$ 14.5 V $\leq V_{IN} \leq 30 \text{ V}$		10	240	mV
Line negulation		1j – 25 C	16 V ≤ V _{IN} ≤ 22 V		3.0	120	mV
Load Regulation		T,j = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	240	mV
Load negulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4.0	120	mV
Output Voltage				11.4		12.6	v
Quiescent Current		T _J = 25°C			4.3	8.0	mA
Quiescent Current Change	with line	$14.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$				1.0	mA
Quiescent Current Change	with load	5 mA ≤ lol	JT ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$	$10 \text{ Hz} \le f \le 100 \text{ kHz}$		75		μV
Ripple Rejection		f = 120 Hz,	15 V $\leq$ V _{IN} $\leq$ 25 V	55	71		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		2.0		٧
Output Resistance		f = 1 kHz			18		mΩ
Short-Circuit Current		T _J = 25°C,	V _{IN} = 35 V		350		mA
Peak Output Current T _J :		T _J = 25°C	T _J = 25°C		2.2		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			1.0		mV/°C

 $\mu$ A7815 Electrical Characteristics  $V_{IN}$  = 23 V,  $I_{OUT}$  = 500 mA, -55°C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified

Characteristic	ristic Condition (Note)		Min	Тур	Max	Unit	
Output Voltage		T _J = 25°C		14.4	15.0	15.6	V
Line Regulation		T _J = 25°C	T 0500 17.5 V ≤ V _{IN} ≤ 30 V		11	150	mV
Line Regulation		11 - 25 C	$20~\text{V} \leq \text{V}_{\text{IN}} \leq 26~\text{V}$		3	75	mV
Load Decidation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	150	mV
Load Regulation		1j = 25°C	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4	75	mV
Output Voltage		$18.5 \text{ V} \le \text{V}_{\text{IN}} \le 30 \text{ V}$ $5 \text{ mA} \le \text{I}_{\text{OUT}} \le 1.0 \text{ A}$ $P \le 15 \text{ W}$		14.25		15.75	v
Quiescent Current		T _J = 25°C			4.4	6.0	mA
Quiescent Current Change	with line	$18.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$				0.8	mA
Quiescent Current Change	with load	5 mA ≤ l _{OU}	T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ ,	10 Hz ≤ f ≤ 100 kHz		8	40	μV/Vout
Ripple Rejection		f = 120 Hz,	$18.5 \text{ V} \le \text{V}_{\text{IN}} \le 28.5 \text{ V}$	60	70		dB
Dropout Voltage		I _{OUT} = 1.0 /	A, T _J = 25°C		2.0	2.5	V
Output Resistance		f = 1 kHz			19		$m\Omega$
Short-Circuit Current T _J =		T _J = 25°C,	V _{IN} = 35 V		0.75		Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coe	fficient of	I _{OUT} = 5 mA				0.4	mV/°C/
Output Voltage			$+25^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +150^{\circ}\text{C}$			0.3	Vout

 $\mu$ A7815C Electrical Characteristics  $V_{IN}$  = 23 V,  $I_{OUT}$  = 500 mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic	Condition (Note)		Min	Тур	Max	Unit	
Output Voltage		T _J = 25°C		14.4	15.0	15.6	V
Line Regulation		$T_{,I} = 25^{\circ}C$ $17.5 \text{ V} \le V_{IN} \le 30 \text{ V}$			11	300	mV
Line negulation		11 - 25 C	20 V ≤ V _{IN} ≤ 26 V		3	150	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	300	mV
Load Regulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4	150	mV
Output Voltage		$17.5 \text{ V} \le \text{V}_{\text{IN}} \le 30 \text{ V}$ $5 \text{ mA} \le \text{I}_{\text{OUT}} \le 1.0 \text{ A}$ $P \le 15 \text{ W}$		14.25		15.75	v
Quiescent Current		T _J = 25°C			4.4	8.0	mA
Quiescent Current Change	with line	$17.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$				1.0	mA
	with load	5 mA ≤ lou	JT ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$	$10 \text{ Hz} \leq f \leq 100 \text{ kHz}$		90		μV
Ripple Rejection		f = 120 Hz,	$18.5~\text{V} \leq \text{V}_{\text{IN}} \leq 28.5~\text{V}$	54	70		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		2.0		V
Output Resistance		f = 1 kHz			19		mΩ
Short-Circuit Current	ort-Circuit Current T _J = 25°		V _{IN} = 35 V		230		Α
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			1.0		mV/°C

 $\mu$ A7818 Electrical Characteristics  $V_{IN}$  = 27 V,  $I_{OUT}$  = 500 mA,  $-55^{\circ}$ C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		17.3	18.0	18.7	V
Line Regulation		T _J = 25°C	T = 05°0 21 V ≤ V _{IN} ≤ 33 V		15	180	mV
Line Regulation		11 - 25 0	$24~\text{V} \leq \text{V}_{\text{IN}} \leq 30~\text{V}$		5.0	90	mV
Load Pagulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	180	mV
Load Regulation		11 - 25 C	$250~\text{mA} \leq l_{\text{OUT}} \leq 750~\text{mA}$		4.0	90	mV
Output Voltage		$ 22 \text{ V} \leq \text{V}_{\text{IN}} \leq 33 \text{ V} $ $ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} $ $ P \leq 15 \text{ W} $		17.1		18.9	v
Quiescent Current		T _J = 25°C			4.5	6.0	mA
Quiescent Current Change	with line	$22 \text{ V} \leq \text{V}_{\text{IN}} \leq 33 \text{ V}$				0.8	mA
Quiescent Current Change	with load	$5 \text{ mA} \leq 100^{-3}$	_T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	$10 \text{ Hz} \le f \le 100 \text{ kHz}$		8	40	$\mu V / V_{OUT}$
Ripple Rejection		f = 120 Hz,	$22 \text{ V} \leq \text{V}_{\text{IN}} \leq 32 \text{ V}$	59	69		dB
Dropout Voltage		I _{OUT} = 1.0 A	A, T _J = 25°C		2.0		V
Output Resistance		f = 1 kHz			22	2.5	mΩ
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			0.75	1.2	Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coef	fficient of	Jan = 5 mA	$+25^{\circ} \text{ C} \leq \text{T}_{\text{J}} \leq +150^{\circ} \text{C}$			0.4	mV/°C/
Output Voltage		I _{OUT} = 5 mA	$-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +25^{\circ}\text{C}$			0.3	V _{OUT}

 $\mu$ A7818C Electrical Characteristics  $V_{IN}=27$  V,  $I_{OUT}=500$  mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}=0.33$   $\mu$ F,  $C_{OUT}=0.1$   $\mu$ F, unless otherwise specified.

Characteristic Conditio		Condition (	Note)	Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		17.3	18.0	18.7	V
Line Degulation		T.j = 25°C	$21 \text{ V} \leq \text{V}_{\text{IN}} \leq 33 \text{ V}$		15	360	mV
Line Regulation		1J - 25 C	24 V ≤ V _{IN} ≤ 30 V		5.0	180	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	360	mV
Load negulation		11 - 25 0	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4.0	180	mV
Output Voltage		21 V $\leq$ V _{IN} $\leq$ 33 V 5 mA $\leq$ I _{OUT} $\leq$ 1.0 A P $\leq$ 15 W		17.1		18.9	v
Quiescent Current		T _J = 25°C			4.5	8.0	mA
Quiescent Current Change	with line	21 V ≤ V _{IN} ≤ 33 V				1.0	mA
	with load	5 mA ≤ lot	_{JT} ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	$10~\text{Hz} \leq f \leq 100~\text{kHz}$		110		μV
Ripple Rejection		f = 120 Hz,	$22~\text{V} \leq \text{V}_{\text{IN}} \leq 32~\text{V}$	53	69		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		2.0		٧
Output Resistance		f = 1 kHz			22		mΩ
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			200		mA
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coeff Output Voltage	fficient of	I _{OUT} = 5 m.	A, 0°C ≤ T _J ≤125°C		1.0		mV/°C

 $\mu$ A7824 Electrical Characteristics  $V_{IN}=33$  V,  $I_{OUT}=500$  mA,  $-55^{\circ}$ C  $\leq T_{J} \leq 150^{\circ}$ C,  $C_{IN}=0.33$   $\mu$ F,  $C_{OUT}=0.1$   $\mu$ F, unless otherwise specified.


Characteristic		Condition (	Note)	Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		23.0	24.0	25.0	V
Line Degulation		T _J = 25°C	T 2500 27 V ≤ V _{IN} ≤ 38 V		18	240	mV
Line Regulation		11 - 25 0	$30 \text{ V} \leq \text{V}_{\text{IN}} \leq 36 \text{ V}$		6	120	mV
Load Deculation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	240	mV
Load Regulation		11 - 25 0	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4	120	mV
Output Voltage		$28 \text{ V} \leq \text{V}_{\text{IN}} \leq 38 \text{ V}$ $5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A}$ $P \leq 15 \text{ W}$		22.8		25.2	v
Quiescent Current		T _J = 25°C			4.6	6.0	mA
Quiescent Current Change	with line	28 V ≤ V _{IN}	≤ 38 V			0.8	mA
Quiescent Current Change	with load	5 mA ≤ lou	T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	$10 \text{ Hz} \le f \le 100 \text{ kHz}$		8	40	μV/V _{OUT}
Ripple Rejection		f = 120 Hz,	$28~V \leq V_{\text{IN}} \leq 38~V$	56	66		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		2.0	2.5	V
Output Resistance		f = 1 kHz			28		mΩ
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			0.75	1.2	Α
Peak Output Current		T _J = 25°C		1.3	2.2	3.3	Α
Average Temperature Coef	fficient of	I _{OUT} = 5 mA	$-55^{\circ} \text{ C} \leq \text{T}_{\text{J}} \leq +25^{\circ} \text{C}$			0.4	mV/°C/
Output Voltage		- 1001	$+25^{\circ}C \leq T_{J} \leq +150^{\circ}C$			0.3	Vout

 $\mu$ A7824C Electrical Characteristics  $V_{IN}=33$  V,  $I_{OUT}=500$  mA, 0 °C  $\leq$  T_J  $\leq$  125 °C,  $C_{IN}=0.33$   $\mu$ F,  $C_{OUT}=0.1$   $\mu$ F, unless otherwise specified.


Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		23.0	24.0	25.0	V
Line Regulation		$T_{J} = 25^{\circ}C$ 27 V $\leq V_{IN} \leq 38 \text{ V}$			18	480	mV
Line Regulation		11 - 25 C	30 V ≤ V _{IN} ≤ 36 V		6	240	mV
Lood Dogwlotion		T.ı = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	480	mV
Load Regulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4	240	mV
Output Voltage		27 V $\leq$ V _{IN} $\leq$ 38 V 5 mA $\leq$ I _{OUT} $\leq$ 1.0 A P $\leq$ 15 W		22.8		25.2	v
Quiescent Current		T _J = 25°C			4.6	8.0	mA
Quiescent Current Change with line		27 V ≤ V _{IN} ≤ 38 V				1.0	mA
Quiescent Current Change	with load	5 mA ≤ lou	JT ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	$10 \text{ Hz} \le f \le 100 \text{ kHz}$		170		μV
Ripple Rejection		f = 120 Hz,	$28~V \leq V_{\text{IN}} \leq 38~V$	50	66		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		2.0		V
Output Resistance	f = 1 kHz				28		$m\Omega$
Short-Circuit Current T _J = 2		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V		150		mA
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5$ mA, $0^{\circ}C \le T_{J} \le 125^{\circ}C$			1.5		mV/°C

### **Typical Performance Curves**


### Worst Case Power Dissipation Versus Ambient Temperature (TO-3)




Worst Case Power Dissipation Versus Ambient Temperature (TO-220)




# Dropout Voltage as a Function of Junction Temperature




Ripple Rejection as a Function of Frequency




**Dropout Characteristics** 




**Line Transient Response** 




Peak Output Current as a Function of Input/Output Differential Voltage



**Load Transient Response** 




Quiescent Current as a Function of Input Voltage




### Typical Performance Curves (Cont.)

# Output Voltage as a Function of Junction Temperature




### **Current Limiting Characteristics**




#### 绽

## Output Impedance as a Function of Frequency




## Quiescent Current as a Function of Temperature



### Note

The other  $\mu A7800$  series devices have similar curves.

### **DC Parameter Test Circuit**



### **Design Considerations**

The µA7800 fixed voltage regulator series has thermal-overload protection from excessive power dissipation, internal short circuit protection which limits the regulator's maximum current, and output transistor safe area-compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for 7800, 125°C for 7800C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θ _{JC} °C/W	Typ θJA °C/W	Max θ _{JA} °C/W
TO-3	3.5	5.5	40	45
TO-220	3.0	5.0	60	65

$$P_{D(MAX)} = \frac{T_{J(Max)} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J(Max)} - T_{A}}{\theta_{JA}}$$
(Without heat sink)

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

solving for T_J: T_J = T_A + P_D ( $\theta$ _{JC} +  $\theta$ _{CA}) or T_A + P_D $\theta$ _{JA} (Without heat sink)

where  $T_J = Junction Temperature$ 

T_A = Ambient Temperature

PD = Power Dissipation

 $\theta_{\rm JC}$  = Junction-to-case-thermal resistance  $\theta_{\rm CA}$  = Case-to-ambient thermal resistance


 $\theta_{CS}$  = Case-to-heat sink to thermal resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal resistance

 $\theta_{JA}$  = Junction-to-ambient thermal resistance

### **Typical Applications**


### **Fixed Output Regulator**




#### Notes


- 1. To specify an output voltage, substitute voltage value for "XX."
- 2. Bypass capacitors are recommended for optimum stability and transient response, and should be located as close as possible to the regulator.

### **High Input Voltage Circuits**






### **Positive and Negative Regulator**




### **High Current Voltage Regulator**




$$\beta(Q1) \ge \frac{I_{OUT(Max)}}{I_{REG(Max)}}$$

$$R1 = \frac{0.9}{I_{REG}} = \frac{\beta(Q1) \text{ VBE}(Q1)}{I_{REG(Max)}(\beta + 1) - I_{OUT(Max)}}$$

### **Dual Supply** Operational Amplifier Supply (± 15 V @ 1.0 A)




### High Output Current, Short Circuit Protected



$$R_{SC} = \frac{0.8}{I_{SC}}$$

$$R1 = \frac{\beta V_{BE(Q1)}}{I_{REG(Max)} (\beta + 1) - I_{OUT(Max)}}$$

### **Positive and Negative Regulator**





A Schlumberger Company

## μA78M00 Series 3-Terminal Positive Voltage Regulators

**Linear Products** 

### Description


The  $\mu$ A78M00 series of 3-Terminal Medium Current Positive Voltage Regulators is constructed using the Fairchild Planar epitaxial process. These regulators employ internal current-limiting, thermal-shutdown and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver in excess of 500 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local or on-card regulation for elimination of noise and distribution problems associated with single point regulation. In addition to use as fixed voltage regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- OUTPUT CURRENT IN EXCESS OF 0.5 A
- NO EXTERNAL COMPONENTS
- **INTERNAL THERMAL-OVERLOAD PROTECTION**
- INTERNAL SHORT-CIRCUIT CURRENT LIMITING
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION
- AVAILABLE IN JEDEC TO-220 AND TO-39 PACKAGES
- OUTPUT VOLTAGES OF 5 V, 6 V, 8 V, 12 V, 15 V, AND 24 V
- MILITARY AND COMMERCIAL TEMPERATURE RANGE

### **Absolute Maximum Ratings**

Input Voltage	
(5 V through 15 V)	35 V
(20 V, 24 V)	40 V
Internal Power Dissipation	Internally Limited
Storage Temperature Range	
TO-39	-65°C to + 150°C
TO-220	-55°C to + 150°C
Operating Junction	
Temperature Range	
μΑ78M00	-55°C to + 150°C
μΑ78M00C	0°C to + 125°C
Pin Temperatures	
(Soldering, 60 s time limit)	
TO-39	300°C
(Soldering, 10 s time limit)	
TO-220	230°C

## Connection Diagram TO-39 Package




(Top View)

### **Order Information**

Туре	Package	Code	Part No.
μA78M05	Metal	FC	μΑ78M05HM
μA78M06	Metal	FC	μΑ78M06HM
μA78M08	Metal	FC	μA78M08HM
μA78M12	Metal	FC	μA78M12HM
μA78M15	Metal	FC	μA78M15HM
μA78M24	Metal	FC	μA78M24HM
μA78M05C	Metal	FC	μΑ78M05HC
μΑ78M06C	Metal	FC	μΑ78M06HC
μΑ78M08C	Metal	FC	μΑ78M08HC
μA78M12C	Metal	FC	μΑ78M12HC
μΑ78M15C	Metal	FC	μΑ78M15HC


## Connection Diagram TO-220 Package



### **Order Information**

Type	Package	Code	Part No.
μΑ78M05C	Molded Power Pack	GH	μA78M05UC
μA78M06C	Molded Power Pack	GH	μA78M06UC
μA78M08C	Molded Power Pack	GH	μA78M08UC
μA78M12C	Molded Power Pack	GH	μA78M12UC
μA78M15C	Molded Power Pack	GH	μA78M15UC
μA78M24C	Molded Power Pack	GH	μA78M24UC

### **Equivalent Circuit**



 $\mu$ A78M05 Electrical Characteristics  $V_{IN}=10$  V,  $I_{OUT}=350$  mA, -55°C  $\leq T_{J}\leq 150$ °C,  $C_{IN}=0.33$   $\mu$ F,  $C_{OUT}=0.1$   $\mu$ F, unless otherwise specified.

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			4.8	5.0	5.2	V
Line Regulation		T _J = 25°C	7 V ≤ V _{IN} I _{OUT} = 200	≤ 25 V, ) mA		3.0	50	mV
Line Regulation		11 - 25 0	8 V ≤ V _{IN} I _{OUT} = 200	≥ 20 V,		1.0	25	mV
Load Regulation		T,1 = 25°C	$5 \text{ mA} \leq I_{O}$	UT ≤ 500 mA		20	50	mV
Load Regulation		11 - 25 C	1 J = 25°C 5 mA ≤ I _{OUT} ≤ 200 mA			10	25	mV
Output Voltage			$ 8 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}, $ $ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 350 \text{ mA} $		4.7		5.3	v
Quiescent Current		T _J = 25°C				4.5	7.0	mA
Quiescent Current Change	with line	8 V ≤ V _{IN} ≤	≤ 25 V, I _{OU}	r = 200 mA			0.8	mA
Quiescent Current Change	with load	5 mA ≤ lou	T ≤ 350 m	1			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f :	≤ 100 kHz		8	40	μV/Vου
		f = 120 Hz,		I _{OUT} = 100 mA	62			dB
Ripple Rejection		$8 \text{ V} \leq \text{V}_{\text{IN}} \leq$	≤ 18 V	I _{OUT} = 300 mA, T _J = 25°C	62	80		dB
Dropout Voltage		$T_A = 25$ °C,	I _{OUT} = 350	mA		2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			300	600	mA	
Peak Output Current		T _J = 25°C			0.5	0.7	1.4	Α
Average Temperature Coefficient of		Jan = 5 = 1	_55°C ≤	≤ T _J ≤ +25°C			0.4	mV/°C/
Output Voltage		IOUT = 5 MA		≤ T _J ≤ +150°C			0.3	Vout

#### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $T_W \le 10$  ms, duty

### μA78M00 Series

### $\mu$ A78M05C

Electrical Characteristics  $V_{IN}=10~V$ ,  $I_{OUT}=350~mA$ ,  $0^{\circ}C \le T_{J} \le 125^{\circ}C$ ,  $C_{IN}=0.33~\mu F$ ,  $C_{OUT}=0.1~\mu F$ , unless otherwise specified.

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			4.8	5.0	5.2	V
Line Regulation		T _J = 25°C	$7 \text{ V} \leq \text{V}_{\text{IN}}$ $I_{\text{OUT}} = 200$			3.0	100	mV
Line Regulation		11 - 25 0	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V},$ $\text{I}_{\text{OUT}} = 200 \text{ mA}$			1.0	50	mV
Load Regulation		T _J = 25°C	5 mA ≤ lo	JT ≤ 500 mA		20	100	mV
Load negulation		11 - 25 C	5 mA ≤ lol	UT ≤ 200 mA		10	50	mV
Output Voltage		$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 5 \text{ mA} \leq \text{I}_{\text{OU}}$	≤ 20 V, _{IT} ≤ 350 m <i>A</i>	\	4.75		5.25	v
Quiescent Current	T _J = 25°C			4.5	8.0	mA		
Quiescent Current Change	with line	8 V ≤ V _{IN} ±	$8 \text{ V} \le \text{V}_{\text{IN}} \le 25 \text{ V}, \text{I}_{\text{OUT}} = 200 \text{ mA}$				0.8	mA
Quiescent ourrent onlinge	with load	5 mA ≤ lou	$_{ m IT} \leq 350~{ m mA}$	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f ≤	≤ 100 kHz		40		μV
		f = 120 Hz.		I _{OUT} = 100 mA	62			dB
Ripple Rejection		$8 V \leq V_{\text{IN}} = 120 \text{ Hz},$	≤ 18 V	I _{OUT} = 300 mA, T _J = 25°C	62	80		dB
Dropout Voltage		T _A = 25°C				2.0		٧
Short-Circuit Current		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V			300		mA
Peak Output Current		T _J = 25°C			700		mA	
Average Temperature Coef Output Voltage	ficient of	I _{OUT} = 5 m/	I _{OUT} = 5 mA			1.0		mV/°C

### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T  $_{\rm W} \le$  10 ms, duty

### **μΑ78Μ06**

Electrical Characteristics  $V_{IN} = 11 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $-55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}$ ,  $C_{IN} = 0.33 \,\mu\text{F}$ ,  $C_{OUT} = 0.1 \,\mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (	Condition (Note)			Тур	Max	Unit
Output Voltage		T _J = 25°C			5.75	6.0	6.25	V
Line Regulation		T _J = 25°C	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V},$ $\text{I}_{\text{OUT}} = 200 \text{ mA}$			5.0	60	mV
Line Regulation		11 - 25 C	9 V ≤ V _{IN} I _{OUT} = 200			1.5	30	mV
Lood Dogulation		T.I = 25°C	5 mA ≤ I _O	UT ≤ 500 mA		20	60	mV
Load Regulation		11 - 25 0	5 mA ≤ I _{OUT} ≤ 200 mA			10	30	mV
Output Voltage			9 V < Vm < 21 V		5.7		6.3	v
Quiescent Current		$T_J = 25$ °C				4.5	7.0	mA
Quiescent Current Change	with line	9 V ≤ V _{IN} ≤	≤ 25 V, I _{OU1}	r = 200 mA			0.8	mA
Quiescent Current Change	with load	5 mA ≤ I _{OU}	$_{ m T} \leq 350~{ m m}$	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f :	≤ 100 kHz		8	40	μV/V _{OUT}
		f = 120 Hz.		I _{OUT} = 100 mA	59			dB
Ripple Rejection		9 V ≤ V _{IN} ≤	≤ 19 V	I _{OUT} = 300 mA, T _J = 25°C	59	80		dB
Dropout Voltage		$T_A = 25$ °C,	I _{OUT} = 350	mA		2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			300	600	mA	
Peak Output Current		T _J = 25°C		0.5	0.7	1.4	Α	
Average Temperature Coef	fficient of	I _{OUT} = 5 m/	$-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +25^{\circ}\text{C}$				.4	mV/°C/
Output Voltage			$+25^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq +150^{\circ}\text{C}$				.3	Vout

### **μΑ78Μ06C**

**Electrical Characteristics**  $V_{IN} = 11 \text{ V}, I_{OUT} = 350 \text{ mA}, 0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}, C_{IN} = 0.33 \,\mu\text{F}, C_{OUT} = 0.1 \,\mu\text{F}, unless otherwise specified}$ .

Characteristic		Condition (			Min	Тур	Max	Unit
Output Voltage		$T_J = 25$ °C			5.75	6.0	6.25	V
Line Regulation		T _J = 25°C	8 V ≤ V _{IN} I _{OUT} = 200	≤ 25 V, mA		5.0	100	mV
Line Regulation		11 - 25 0	9 V ≤ V _{IN} I _{OUT} = 200	≤ 25 V,		1.5	50	mV
Lood Dogulation		T _J = 25°C	5 mA ≤ I _O I	T ≤ 500 mA		20	120	mV
Load Regulation		1J = 25°C	5 mA ≤ I _O	JT ≤ 200 mA		10	60	mV
Output Voltage		$8 \text{ V} \leq \text{V}_{\text{IN}} = 5 \text{ mA} \leq \text{I}_{\text{OU}}$	≤ 21 V, o _T ≤ 350 m <i>P</i>	1	5.7		6.3	V
Quiescent Current		T _J = 25°C				4.5	8.0	mA
Quiescent Current Change	with line	$9 \text{ V} \le \text{V}_{\text{IN}} \le 25 \text{ V}, \text{I}_{\text{OUT}} = 200 \text{ mA}$				0.8	mA	
Quiescent ourrent onlinge	with load	5 mA ≤ IOL	$_{ m IT} \leq 350~{ m m}$	\			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ ,	10 Hz ≤ f ±	≤ 100 kHz		45		μV
		f = 120 Hz.		I _{OUT} = 100 mA	59			dB
Ripple Rejection		$9 V \leq V_{\text{IN}}$	≤ 19 V	I _{OUT} = 300 mA, T _J = 25°C	59	80		dB
Dropout Voltage		T _A = 25°C				2.0		V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			270		mA	
Peak Output Current		T _J = 25°C			700		mA	
Average Temperature Coef Output Voltage	fficient of	I _{OUT} = 5 m/	I _{OUT} = 5 mA			0.5		mV/°C

#### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T $_{
m W} \le$  10 ms, duty

### **μΑ78Μ08**

Electrical Characteristics  $V_{IN}=14$  V,  $I_{OUT}=350$  mA,  $-55^{\circ}C \le T_{J} \le 150^{\circ}C$ ,  $C_{IN}=0.33~\mu F$ ,  $C_{OUT}=0.1~\mu F$ , unless otherwise specified.

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			7.7	8.0	8.3	V
Line Regulation		T _J = 25°C	10.5 V ≤ \ I _{OUT} = 200	/ _{IN} ≤ 25 V, ) mA		6.0	60	mV
Line Regulation		11 - 25 0		11 V $\leq$ V _{IN} $\leq$ 20 V, I _{OUT} = 200 mA		2.0	30	mV
Load Population		T _J = 25°C	$5 \text{ mA} \leq I_{O}$	UT ≤ 500 mA		25	80	mV
Load Regulation		11 - 25 0	$5 \text{ mA} \leq I_{\text{O}}$	UT ≤ 200 mA		10	40	mV
Output Voltage			11.5 V $\leq$ V _{IN} $\leq$ 23 V, 5 mA $\leq$ I _{OUT} $\leq$ 350 mA		7.6		8.4	V
Quiescent Current		T _J = 25°C	T _J = 25°C			4.6	7.0	mA
Quiescent Current Change	with line	11.5 V ≤ V _I	$_{ m N} \leq 25 \  m V, I$	OUT = 200 mA			0.8	mA
Quiescent Current Change	with load	5 mA ≤ lou	T ≤ 350 m/	1			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f :	≤ 100 kHz		8	40	μV/V _{OUT}
		f = 120 Hz,	,	I _{OUT} = 100 mA	56			dB
Ripple Rejection		$11.5 \text{ V} \leq \text{V}_{\text{I}}$	N ≤ 21.5 V	I _{OUT} = 300 mA, T _J = 25°C	56	80		dB
Dropout Voltage		T _A = 25°C,	I _{OUT} = 350	mA		2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			300	600	mA	
Peak Output Current	T _J = 25°C			0.5	0.7	1.4	Α	
	Average Temperature Coefficient of		$-55^{\circ}C \leq T_{J} \leq +25^{\circ}C$ $+25^{\circ}C \leq T_{J} \leq +150^{\circ}C$				0.4	mV/°C
Output Voltage	Output Voltage		+25°C ≤	T _J ≤ +150°C			0.3	7 "" 7 " 5

### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T  $_{\rm W} \le$  10 ms, duty

### μA78M00 Series

### μA78M08C

**Electrical Characteristics**  $V_{IN} = 14 \text{ V}, I_{OUT} = 350 \text{ mA}, 0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}, C_{IN} = 0.33 \,\mu\text{F}, C_{OUT} = 0.1 \,\mu\text{F}, unless otherwise specified}$ .

Characteristic		Condition (			Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			7.7	8.0	8.3	V
Line Regulation		T _J = 25°C	10.5 V ≤ V I _{OUT} = 200	/ _{IN} ≤ 25 V, mA		6.0	100	mV
cille Regulation		11 - 25 0	11 V ≤ V _{IN} I _{OUT} = 200	$  \geq 25 \text{ V},$		2.0	50	mV
Load Regulation		T _J = 25°C	5 mA ≤ l _{Ol}	דע ≤ 500 mA		25	160	mV
Load Regulation		11 = 25 C	$J = 25$ °C $5 \text{ mA} \le I_{\text{OUT}} \le 200 \text{ mA}$			10	80	mV
Output Voltage		10.5 V ≤ V 5 mA ≤ I _{OU}	IN ≤ 23 V, IT ≤ 350 mA		7.6		8.4	V
Quiescent Current		T _J = 25°C	T _J = 25°C			4.6	8.0	mA
Quiescent Current Change	with line	10.5 V ≤ V	IN ≤ 25 V, I	OUT = 200 mA			0.8	mA
Quiescent Ourrent Onlinge	with load	5 mA ≤ lou	JT ≤ 350 mA	\			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ ,	10 Hz ≤ f ≤	≤ 100 kHz		52		μV
		f = 120 Hz,		I _{OUT} = 100 mA	56			dB
Ripple Rejection		$11.5 \text{ V} \leq \text{V}$	IN ≤ 21.5 V	$I_{OUT} = 300 \text{ mA},$ $T_J = 25^{\circ}\text{C}$	56	80		dB
Dropout Voltage		T _A = 25°C				2.0		V
Short-Circuit Current		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V			250		mA
Peak Output Current T _J = 25°C		T _J = 25°C				700		mA
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 m/	A			0.5		mV/°C

### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (TW  $\leq$  10 ms, duty

### μA78M00 Series

 $\mu$ A78M12 Electrical Characteristics  $V_{IN}$  = 19 V,  $I_{OUT}$  = 350 mA,  $-55^{\circ}$ C  $\leq$  T_J  $\leq$  150°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			11.5	12	12.5	V
Line Regulation		T _J = 25°C	14.5 V ≤ \ I _{OUT} = 200	/ _{IN} ≤ 30 V, ) mA		8.0	60	mV
		11 - 25 0	16 V ≤ V _{IN} I _{OUT} = 200	$q \geq 25 \text{ V},$		2.0	30	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{O}}$	UT ≤ 500 mA		25	120	mV
Load Regulation		11 - 25 0	$5 \text{ mA} \leq I_{\text{O}}$	UT ≤ 200 mA		10	60	mV
Output Voltage			$15.5 \text{ V} \le \text{V}_{\text{IN}} \le 27 \text{ V}, \\ 5 \text{ mA} \le \text{I}_{\text{OUT}} \le 350 \text{ mA}$		11.4		12.6	v
Quiescent Current		T _J = 25°C	T _J = 25°C			4.8	7.0	mA
Quiescent Current Change	with line	$15 \text{ V} \leq \text{V}_{\text{IN}}$	≤ 30 V, lot	T = 200 mA			0.8	mA
Quiescent Current Change	with load	5 mA ≤ l _{OU}	T ≤ 350 m/	4			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f :	≤ 100 kHz		8	40	μV/V _{OUT}
		f = 120 Hz.		I _{OUT} = 100 mA	55			dB
Ripple Rejection		15 V ≤ V _{IN}	≤ 25 V	I _{OUT} = 300 mA, T _J = 25°C	55	80		dB
Dropout Voltage		T _A = 25°C,	I _{OUT} = 350	mA		2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			300	600	mA	
Peak Output Current		T _J = 25°C			0.5	0.7	1.4	Α
Average Temperature Coefficient of		lour = 5 m/	$-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le +25^{\circ}\text{C}$				0.4	mV/°C/
Output Voltage		I _{OUT} = 5 m/	` +25°C ≤	+25°C ≤ T _J ≤ +150°C		)	0.3	Vout

### μ**Α78M12C**

Electrical Characteristics  $V_{IN} = 19 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $C_{IN} = 0.33 \,\mu\text{F}$ ,  $C_{OUT} = 0.1 \,\mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (			Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			11.5	12	12.5	V
Line Regulation		$T_J = 25^{\circ}C$ 14.5 V $\leq V$		/ _{IN} ≤ 30 V, mA		8.0	100	mV
Line Regulation			I _{OUT} = 200	i ≤ 30 v, ∍mA		2.0	50	mV
oad Regulation		T 05°C	5 mA ≤ lo	JT ≤ 500 mA		25	240	mV
Load Negulation		1J = 25 C	$J = 25^{\circ}C                                    $			10	120	mV
Output Voltage		14.5 V ≤ V 5 mA ≤ I _{OU}	IN ≤ 27 V, IT ≤ 350 mA		11.4		12.6	V
Quiescent Current		T _J = 25°C				4.8	8.0	mA
Quiescent Current Change	with line	14.5 V ≤ V	IN ≤ 30 V, I	OUT = 200 mA			0.8	mA
Quiescent Ourrent Onlange	with load	5 mA ≤ lou	_{IT} ≤ 350 mA	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f ≤	≤ 100 kHz		75		μV
		f = 120 Hz.		I _{OUT} = 100 mA	55			dB
Ripple Rejection	,	$1 - 120 Hz,$ $15 V \le V_{IN}$	≤ 25 V	I _{OUT} = 300 mA, T _J = 25°C	55	80		dB
Dropout Voltage		T _A = 25°C				2.0		V
Short-Circuit Current		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V			240		mA
Peak Output Current		T _J = 25°C	T _J = 25°C			700		mA
Average Temperature Coef Output Voltage	ficient of	I _{OUT} = 5 m/	I _{OUT} = 5 mA			1.0		mV/°C

### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T $_{
m W} \leq$  10 ms, duty

### $\mu$ A78M15 Electrical Characteristics

V_{IN} = 23 V, I_{OUT} = 350 mA,  $-55^{\circ}$  C  $\leq$  T_J  $\leq$  150°C, C_{IN} = 0.33  $\mu$ F, C_{OUT} = 0.1  $\mu$ F, unless otherwise specified.

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			14.4	15	15.6	٧
Line Regulation		T _J = 25°C	17.5 V ≤ V I _{OUT} = 200	/ _{IN} ≤ 30 V, mA		10	60	mV
Line Regulation		11 - 25 0	20 V ≤ V _{IN} I _{OUT} = 200	[ ≥ 30 V,		3.0	30	mV
Load Regulation		T _J = 25°C	5 mA ≤ l _O ı	JT ≤ 500 mA		25	150	mV
Load negulation		11 - 25 C	$5 - 25 \text{ C}$ $5 \text{ mA} \le I_{\text{OUT}} \le 200 \text{ mA}$			10	75	mV
Output Voltage			$18.5 \text{ V} \le \text{V}_{\text{IN}} \le 30 \text{ V},$ $5 \text{ mA} \le \text{I}_{\text{OUT}} \le 350 \text{ mA}$		14.25		15.75	v
Quiescent Current		T _J = 25°C	T _J = 25°C			4.8	7.0	mA
Quiescent Current Change	with line	18.5 V ≤ V	IN ≤ 30 V, I	_{OUT} = 200 mA			0.8	mA
	with load	5 mA ≤ lou	T ≤ 350 m <i>A</i>	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f ±	≤ 100 kHz		8	40	μV/Vου
		f = 120 Hz,		I _{OUT} = 100 mA	54			dB
Ripple Rejection		$18.5 \text{ V} \leq \text{V}$	_{IN} ≤ 28.5 V	$I_{OUT} = 300 \text{ mA},$ $T_J = 25^{\circ}\text{C}$	54	70		dB
Dropout Voltage		T _A = 25°C				2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V			300	600	mA	
Peak Output Current		T _J = 25°C		0.5	0.7	1.4	Α	
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 m/	-55°C ≤ +25°C ≤	$T_J \le +25$ °C $T_J \le +150$ °C			0.4 0.3	mV/°C Vout

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T  $_{\rm W} \le$  10 ms, duty

## μA78M15C

 $\rm V_{IN}$  = 23 V,  $\rm I_{OUT}$  = 350 mA, 0°C  $\leq$  TJ  $\leq$  125°C,  $\rm C_{IN}$  = 0.33  $\mu F$ ,  $\rm C_{OUT}$  = 0.1  $\mu F$ , unless otherwise specified. **Electrical Characteristics** 

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			14.4	15	15.6	٧
Line Degulation		T _J = 25°C	17.5 V ≤ V I _{OUT} = 200	'IN ≤ 30 V, mA		10	100	mV
Line Regulation		11 – 25 C	20 V ≤ V _{IN} I _{OUT} = 200	$j \leq 30 \text{ V},$		3.0	50	mV
oad Regulation		T _J = 25°C	5 mA ≤ l _{Ol}	JT ≤ 500 mA		25	300	mV
Loau Regulation		1J = 25 C	5 mA ≤ I _{OUT} ≤ 200 mA			10	150	mV
Output Voltage			7.5 V < VIII < 30 V		14.25		15.75	v
Quiescent Current		T _J = 25°C				4.8	8.0	mA
Quiescent Current Change	with line	$17.5 \text{ V} \le \text{V}_{\text{IN}} \le 30 \text{ V}, \text{I}_{\text{OUT}} = 200 \text{ mA}$			0.8	mA		
Quiescent Current Change	with load	5 mA ≤ lou	JT ≤ 350 mA	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f ≤	≤ 100 kHz		90		μV
		f = 120 Hz.		I _{OUT} = 100 mA	54			dB
Ripple Rejection		18.5 V ≤ V	IN ≤ 28.5 V	I _{OUT} = 300 mA, T _J = 25°C	54	70		dB
Dropout Voltage		T _A = 25°C				2.0		٧
Short-Circuit Current		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V			240		mA
Peak Output Current		T _J = 25°C			700		mA	
Average Temperature Coeff Output Voltage	fficient of	I _{OUT} = 5 m	OUT = 5 mA			1.0		mV/°C

### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $T_W \le 10$  ms, duty

### μ**Α78Μ24**

Electrical Characteristics  $V_{IN}=33~V,~I_{OUT}=350~mA,~-55^{\circ}C \leq T_{J} \leq 150^{\circ}C,~C_{IN}=0.33~\mu F,~C_{OUT}=0.1~\mu F,~unless otherwise specified.$ 

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			23	24	25	V
Line Regulation		T _J = 25°C	27 V ≤ V _{IN} I _{OUT} = 200			10	60	mV
-me riegulation		11 - 25 0	30 V ≤ VIN I _{OUT} = 200			5.0	30	mV
Lood Regulation		T _J = 25°C	5 mA ≤ I _O	UT ≤ 500 mA		30	240	mV
Load Regulation		11 – 25 C	J = 25°C 5 mA ≤ I _{OUT} ≤ 200 mA			10	120	mV
Output Voltage		,	$28 \text{ V} \leq \text{V}_{\text{IN}} \leq 38 \text{ V},$ $5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 350 \text{ mA}$		22.8		25.2	v
Quiescent Current		T _J = 25°C	T _J = 25°C			5.0	7.0	mA
Quiescent Current Change	with line	28 V ≤ V _{IN}	≤ 38 V, lou	_{JT} = 200 mA			0.8	mA
Quiescent Current Change	with load	5 mA ≤ lou	T ≤ 350 m/	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz				8	40	μV/V _{OUT}
		f = 120 Hz.		I _{OUT} = 100 mA	50			dB
Ripple Rejection		1 = 120 Hz, 28 V ≤ V _{IN}	≤ 38 V	I _{OUT} = 300 mA, T _J = 25°C	50	70		dB
Dropout Voltage		T _A = 25°C,	I _{OUT} = 350	mA		2.0	2.5	V
Short-Circuit Current		T _J = 25°C, V _{IN} = 35 V				300	600	mA
Peak Output Current		T _J = 25°C			0.5	0.7	1.4	mA
Average Temperature Coe	Average Temperature Coefficient of		$-55^{\circ}C \le T_{J} \le +25^{\circ}C$				0.4	mV/°C
Output Voltage	= ·		+25°C ≤	T _J ≤ +150°C			0.3	Vout

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (T  $_{\rm W} \leq$  10 ms, duty

### **μΑ78M24C**

 $\rm V_{IN}$  = 33 V,  $\rm I_{OUT}$  = 350 mA, 0 °C  $\leq$  TJ  $\leq$  125 °C,  $\rm C_{IN}$  = 0.33  $\mu \rm F$ ,  $\rm C_{OUT}$  = 0.1  $\mu \rm F$ , unless otherwise specified. **Electrical Characteristics** 

Characteristic		Condition (	Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			23	24	25	V
Line Deculation		T _J = 25°C	27 V ≤ V _{IN} I _{OUT} = 200	ı ≤ 38 V, • mA		10	100	mV
Line Regulation			$I_{OUT} = 200 \text{ mA}$			5.0	50	mV
Lood Regulation		T 25°C	5 mA ≤ loi	UT ≤ 500 mA		30	480	mV
Load Regulation		1J - 25 C	5 mA ≤ l _O i	UT ≤ 200 mA		10	240	mV
Output Voltage			27 V < V _{INI} < 38 V		22.8		25.2	v
Quiescent Current	T _J = 25°C			5.0	8.0	mA		
Quiescent Current Change	with line	$27 \text{ V} \leq \text{V}_{\text{IN}}$	≤ 38 V, I _{OL}	_{JT} = 200 mA		0.8		mA
Quiescent ourrent onlange	with load	5 mA ≤ lou	$_{ m T} \leq 350~{ m m}$	\			0.5	mA
Output Noise Voltage		$T_A = 25$ °C,	10 Hz ≤ f ±	≤ 100 kHz		170		μV
		f = 120 Hz.		I _{OUT} = 100 mA	50			dB
Ripple Rejection		1 - 120 Hz, 28 V ≤ V _{IN}	≤ 38 V	I _{OUT} = 300 mA, T _J = 25°C	50	70		dB
Dropout Voltage		T _A = 25°C,	I _{OUT} = 350	mA		2.0		٧
Short-Circuit Current		T _J = 25°C,	T _J = 25°C, V _{IN} = 35 V			240		mA
Peak Output Current		T _J = 25°C			700		mA	
Average Temperature Coeff Output Voltage	fficient of	I _{OUT} = 5 m/	OUT = 5 mA			1.2		mV/°C


### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $T_{W} \le 10$  ms, duty


## 2

### **Typical Performance Curves**


### Worst Case Power Dissipation Versus Ambient Temperature TO-39




### Worst Case Power Dissipation Versus Ambient Temperature TO-220




# Power Watt (UIC) Worst Case Power Dissipation Versus Ambient Temperature




Peak Output Current as a Function of Input-Output Differential Voltage




Ripple Rejection as a Function of Frequency




Output Voltage as a Function of Junction Temperature




**Dropout Characteristics** 



Dropout Voltage as a Function of Junction Temperature




### **Load Transient Response**




Note Other  $\mu$ A78M00 Series devices have similar curves.

### Typical Performance Curves (Cont.)


### Line Transient Response



# Quiescant Current as a Function of Input Voltage



## Quiescent Current as a Function of Temperature



### **Design Considerations**

The  $\mu$ A78M00 fixed voltage regulator series has thermal-overload protection from excessive power, internal short circuit protection which limits the circuit's maximum current, and output transistor safearea compensation for reducing the output short circuit current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for 78M00, 125°C for 78M00C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $ heta$ JC	Max θJC	Typ $ heta$ JA	Max θJA	
TO-39	18	25	120	160	
TO-220	3	5	60	65	
Power Watt	6	8	70	75	

$$\begin{split} P_{D \; (MAX)} = \; \frac{T_{J \; (Max)} - T_{A}}{\theta_{JC} + \theta_{CA}} \quad \text{or} \\ \frac{T_{J \; (Max)} - T_{A}}{\theta_{JA}} \quad \text{(Without a heat sink)} \end{split}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J: T_J = T_A + P_D ( $\theta$ _{JC}+ $\theta$ _{CA}) or T_A + P_D  $\theta$ _{JA} (Without a heat sink)

Where  $T_J = Junction Temperature$ 

T_A = Ambient Temperature

PD = Power Dissipation

 $\theta_{\rm JC}$  = Junction to case thermal resistance

 $\theta_{CA}$  = Case-to-ambient thermal resistance


 $\theta_{CS}$  = Case-to-heat sink to resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal resistance

 $\theta_{\rm JA}$  = Junction-to-ambient thermal resistance

### **Typical Applications**

### **Fixed Output Regulator**



#### Notes

- 1. To specify an output voltage, substitute voltage value for "XX".
- Bypass Capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.



A Schlumberger Company

## μΑ78L00 Series 3-Terminal Positive Voltage Regulators

Linear Products

### Description

The µA78L00 series of 3-Terminal Positive Voltage Regulators is constructed using the Fairchild Planar epitaxial process. These regulators employ internal current-limiting and thermal-shutdown, making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 100 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local or on-card regulation for elimination of noise and distribution problems associated with single-point regulation. In addition, they can be used with power pass elements to make high-current voltage regulators. The μA78L00 used as a Zener diode/resistor combination replacement, offers an effective output impedance improvement of typically two orders of magnitude, along with lower quiescent current and lower noise.

- OUTPUT CURRENT UP TO 100 mA
- NO EXTERNAL COMPONENTS
- INTERNAL THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT CURRENT LIMITING**
- **AVAILABLE IN JEDEC TO-92**
- OUTPUT VOLTAGES OF 5 V, 6.2 V, 8.2 V, 9 V, 12 V, 15 V
- OUTPUT VOLTAGE TOLERANCES OF  $\pm 5\%$  OVER THE TEMPERATURE RANGE

#### **Absolute Maximum Ratings**

Input Voltage 5.0 V to 15 V Internal Power Dissipation Storage Temperature Range Operating Junction

(Soldering, 10 s)

Operating Junction
Temperature Ranges

µA78L00C (Commercial)
Pin Temperatures


35 V

Internally Limited -55°C to + 150°C

0°C to + 125°C

260°C

## Connection Diagram TO-92 Package




(Top View)

### **Order Information**

Oldo: IIIIoiiii	441011		
Туре	Package	Code	Part No.
μA78L05AC	Molded	El	μA78L05AWC
μA78L62AC	Molded	El	μA78L62AWC
μA78L82AC	Molded	El	μA78L82AWC
μA78L09AC	Molded	El	μA78L09AWC
μA78L12AC	Molded	El	μA78L12AWC
μA78L15AC	Molded	El	μA78L15AWC

### **Equivalent Circuit**



 $\mu$ A78L05AC and  $\mu$ A78L05AV (Note 2) **Electrical Characteristics** V_{IN} = 10 V, I_{OUT} = 40 mA, 0°C  $\leq$  T_J  $\leq$  125°C, C_{IN} = 0.33  $\mu$ F, C_{OUT} = 0.1  $\mu$ F, unless otherwise specified. (Note 1)

Characteristic		Condition	ondition		Тур	Max	Unit
Output Voltage		T _J = 25°C		4.8	5.0	5.2	V
Liss Brandalisa		T.i = 25°C	$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$		55	150	mV
Line Regulation		1J = 25°C	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$		45	100	mV
Load Regulation		T _J = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 100 \text{ mA}$		11	60	mV
Load Regulation			$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$		5.0	30	mV
		$7 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$	4.75		5.25	V
Output Voltage		$7 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}}$ (Note 3)	1 mA $\leq$ I _{OUT} $\leq$ 70 mA	4.75		5.25	v
Quiescent Current		-		2.0	5.5	mA	
Quiescent Current	with line	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$				1.5	mA
Change	with load	1 mA $\leq$ lour $\leq$ 40 m	A			0.1	mA
Output Noise Voltag	e	$T_A$ = 25°C, 10 Hz $\leq$	f ≤ 100 kHz		40		μV
Temperature Coeffic	eient of	I _{OUT} = 5 mA			-0.65		mV/°C
Ripple Rejection		$f$ = 120 Hz, 8 V $\leq$ V _{II} T _J = 25°C	_V ≤ 18 V,	41	49		dB
Dropout Voltage		T _J = 25°C	= 25°C		1.7		V
Peak Output/Short-Current	Circuit	T _J = 25°C			140		mA
Notes on µA78L15 page	•						

## **μΑ78L62AC**

Electrical Characteristics  $V_{IN} = 12 \text{ V}, I_{OUT} = 40 \text{ mA}, 0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}, C_{IN} = 0.33 \,\mu\text{F}, C_{OUT} = 0.1 \,\mu\text{F}, unless otherwise specified. (Note 1)$ 

Characteristic	teristic Condition		Min	Тур	Max	Unit	
Output Voltage	Output Voltage T _J = 25°C		5.95	6.2	6.45	V	
Line Degulation		T.1 = 25°C	$8.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$		65	175	mV
Line Regulation		11 - 25 C	9 V ≤ V _{IN} ≤ 20 V		55	125	mV
Load Deculation		T _J = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 100 \text{ mA}$		13	80	mV
Load Regulation		11 - 25 C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$		6.0	40	mV
		$8.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$	5.90		6.5	V
Output Voltage		$8.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}}$ (Note 3)	1 mA $\leq$ I _{OUT} $\leq$ 70 mA	5.90		6.5	V
Quiescent Current					2.0	5.5	mA
Quiescent Current	with line	$8.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}$				1.5	mA
Change	with load	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ m}$	A			0.1	mA
Output Noise Voltag	е	$T_A = 25$ °C, 10 Hz $\leq$	f ≤ 100 kHz		50		μV
Temperature Coeffic	eient of	I _{OUT} = 5 mA			-0.75		mV/°C
Ripple Rejection		$f = 120 \text{ Hz}, 10 \text{ V} \le \text{V}$ $T_J = 25^{\circ}\text{C}$	IN ≤ 20 V,	40	46		dB
Dropout Voltage		T _J = 25°C			1.7		V
Peak Output/Short-Current	Circuit	T _J = 25°C			140		mA

## **μA78L82AC**

Electrical Characteristics  $V_{IN} = 14 \text{ V}$ ,  $I_{OUT} = 40 \text{ mA}$ ,  $0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $C_{IN} = 0.33 \,\mu\text{F}$ ,  $C_{OUT} = 0.1 \,\mu\text{F}$ , unless otherwise specified. (Note 1)

Characteristic		Condition		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		7.87	8.2	8.53	V
Line Demulation		T 05°C	11 V ≤ V _{IN} ≤ 23 V		80	175	mV
Line Regulation		T _J = 25°C	$12 \text{ V} \leq \text{V}_{\text{IN}} \leq 23 \text{ V}$		70	125	mV
Load Decidation		T 059C	$1 \text{ mA} \leq I_{OUT} \leq 100 \text{ mA}$		15	80	mV
Output Voltage		T _J = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$		8.0	40	mV
		11 V ≤ V _{IN} ≤ 23 V	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$	7.8		8.5	V
Output Voltage		$\begin{array}{c} 11 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}} \\ \text{(Note 3)} \end{array}$	1 mA $\leq$ I _{OUT} $\leq$ 70 mA	7.8		8.6	V
Quiescent Current					2.1	5.5	mA
Quiescent Current	with line	$12 \text{ V} \leq \text{V}_{\text{IN}} \leq 23 \text{ V}$				1.5	mA
Change	with load	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ m}$	A			0.1	mA
Output Noise Voltag	ie	$T_A = 25$ °C, 10 Hz $\leq$	f ≤ 100 kHz		60		μV
Temperature Coeffic	cient of	I _{OUT} = 5 mA			-0.8		mV/°C
Ripple Rejection		39	45		dB		
Dropout Voltage		T _J = 25°C			1.7		V
Peak Output/Short- Current	Circuit	T _J = 25°C			140		mA

Notes on  $\mu$ A78L15 page.

 $\mu$ A78L09AC

 $V_{IN}$  = 15 V,  $I_{OUT}$  = 40 mA, 0°C  $\,\leq\,$  T_J  $\,\leq\,$  125°C,  $C_{IN}$  = 0.33  $\mu F,$   $C_{OUT}$  = 0.1  $\mu F,$  unless otherwise specified. (Note 1) **Electrical Characteristics** 

Characteristic		Condition		Min	Тур	Max	Unit
Output Voltage	Output Voltage T _J = 25°C		8.64	9.0	9.36	٧	
Line Degulation		T.i = 25°C	$11.5~\text{V} \leq \text{V}_{\text{IN}} \leq 24~\text{V}$		90	200	mV
Line Regulation		1j - 25 C	$13 \text{ V} \leq \text{V}_{\text{IN}} \leq 24 \text{ V}$		100	150	mV
Load Regulation		T,j = 25°C	$1~\text{mA} \leq I_{\text{OUT}} \leq 100~\text{mA}$		20	90	mV
		1 mA $\leq$ I _{OUT} $\leq$ 40 mA		10	45	mV	
		$11.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 24 \text{ V}$	1 mA $\leq$ I _{OUT} $\leq$ 40 mA	8.55		9.45	V
Output Voltage		$\begin{array}{c} 11.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}} \\ \text{(Note 3)} \end{array}$	1 mA $\leq$ I _{OUT} $\leq$ 70 mA	8.55		9.45	v
Quiescent Current					2.1	5.5	mA
Quiescent Current	with line	$11.5 \text{ V} \leq \text{V}_{\text{IN}} \leq 24 \text{ V}$				1.5	mA
Change	with load	1 mA ≤ I _{OUT} ≤ 40 m/	4			0.1	mA
Output Noise Voltag	е	$T_A = 25$ °C, 10 Hz $\leq$ f	≤ 100 kHz		70		μV
Temperature Coeffic	cient of	I _{OUT} = 5 mA			-0.9		mV/°C
Ripple Rejection		$f = 120 \text{ Hz}, 15 \text{ V} \leq \text{V}_{\parallel}$ $T_{\text{J}} = 25^{\circ}\text{C}$	_N ≤ 25 V,	38	44		dB
Dropout Voltage		T _J = 25°C			1.7		V
Peak Output/Short-Current	Circuit	T _J = 25°C			140		mA

μ**A78L12AC** 

Electrical Characteristics  $V_{IN}=19~V,~I_{OUT}=40~mA,~0^{\circ}C \leq T_{J} \leq 125^{\circ}C,~C_{IN}=0.33~\mu F,~C_{OUT}=0.1~\mu F,$  unless otherwise specified. (Note 1)

Characteristic		Condition		Min	Тур	Max	Unit
Output Voltage	Output Voltage T _J = 25°C		11.5	12	12.5	V	
Line Regulation		T. ₁ = 25°C	$14.5~\text{V} \leq \text{V}_{\text{IN}} \leq 27~\text{V}$		120	250	mV
Line Regulation		1J - 25 C	$16 \text{ V} \leq \text{V}_{\text{IN}} \leq 27 \text{ V}$		100	200	mV
Lood Population		T.j = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 100 \text{ mA}$		20	100	mV
Load Regulation		1J = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$		10	50	mV
			1 mA $\leq$ I _{OUT} $\leq$ 40 mA	11.4		12.6	V
Output Voltage		$\begin{array}{c} 14.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}} \\ \text{(Note 3)} \end{array}$	1 mA $\leq$ I _{OUT} $\leq$ 70 mA	11.4		12.6	v
Quiescent Current					2.1	5.5	mA
Quiescent Current	with line	$16 \text{ V} \leq \text{V}_{\text{IN}} \leq 27 \text{ V}$				1.5	mA
Change	with load	1 mA ≤ I _{OUT} ≤ 40 m/	A			0.1	mA
Output Noise Voltag	е	$T_A = 25$ °C, 10 Hz $\leq f$	≤ 100 kHz		80		μV
Temperature Coeffic	eient of	I _{OUT} = 5 mA			-1.0		mV/°C
Ripple Rejection		$f = 120 \text{ Hz}, 15 \text{ V} \leq \text{V}_{\text{I}}$ $T_{\text{J}} = 25^{\circ}\text{C}$	N ≤ 25 V,	37	42		dB
Dropout Voltage		T _J = 25°C			1.7		V
Peak Output/Short- Current	Circuit	T _J = 25°C			140		mA

Notes on  $\mu$ A78L15 page.

### μA78L00 Series

 $\mu$ A78L15AC Electrical Characteristics  $V_{IN}$  = 23 V,  $I_{OUT}$  = 40 mA, 0°C  $\leq$  T_J  $\leq$  125°C,  $C_{IN}$  = 0.33  $\mu$ F,  $C_{OUT}$  = 0.1  $\mu$ F, unless otherwise specified. (Note 1)

Characteristic		Condition		Min	Тур	Max	Unit
Output Voltage	Output Voltage T _J = 25°C		14.4	15	15.6	V	
Line Degulation		T.i = 25°C	$17.5~\text{V} \leq \text{V}_{\text{IN}} \leq 30~\text{V}$		130	300	mV
Line Regulation		11 - 25 C	$20 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$		110	250	mV
Load Regulation		T.i = 25°C	$1 \text{ mA} \leq I_{\text{OUT}} \leq 100 \text{ mA}$		25	150	mV
Load Regulation		11 - 25 0	$1 \text{ mA} \leq I_{\text{OUT}} \leq 40 \text{ mA}$		12	75	mV
			1 mA $\leq$ I _{OUT} $\leq$ 40 mA	14.25		15.75	V
Output Voltage		$\begin{array}{c} 17.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V}_{\text{Max}} \\ \text{(Note 2)} \end{array}$	1 mA ≤ I _{OUT} ≤ 70 mA	14.25		15.75	v
Quiescent Current					2.2	5.5	mA
Quiescent Current	with line	$20 \text{ V} \leq \text{V}_{\text{IN}} \leq 30 \text{ V}$				1.5	mA
Change	with load	1 mA ≤ I _{OUT} ≤ 40 m/	A			0.1	mA
Output Noise Voltag	е	$T_A = 25$ °C, 10 Hz $\leq$ f	≤ 100 kHz		90		μV
Temperature Coeffic	ient of	I _{OUT} = 5 mA			-1.3		mV/°C
Ripple Rejection		f = 120 Hz, 18.5 V ≤ T _J = 25°C	$V_{IN} \leq 28.5 V$ ,	34	39		dB
Dropout Voltage		T _J = 25°C			1.7		V
Peak Output/Short-Current	Circuit	T _J = 25°C			140		mA


#### Notes

conditions with junction temperatures as indicated at the initiation of tests.


2. Power Dissipation ≤ .75 W.

### **Typical Performance Curves**


### Quiescent Current as a Function of Input Voltage



# Dropout Voltage as a Function of Junction Temperature



## Quiescent Current as a Function of Temperature




### Note

Other µA78L00 Series devices have similar curves.


The maximum steady state usable output current and input voltage are very dependent on the heat sinking and/or lead length of the package. The data above represent pulse test

### Typical Performance Curves (Cont.)


### **Dropout Characteristics**




## Ripple Rejection as a Function of Frequency




### **Line Transient Response**



### **Load-Transient Response**



# TO-92 Worst Case Power Dissipation Versus Ambient Temperature



### **Design Considerations**

The  $\mu$ A78L series regulators have thermal overload protection from excessive power, internal short-circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (125°) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	hetaЈС	Max $ heta_{\sf JC}$	Тур $ heta$ ЈА	Max $ heta_{\sf JA}$	
TO-92			160	175	

### -----

Thermal Considerations
The TO-92 molded package manufactured by Fairchild is capable of unusually high power dissipation due to the lead frame design. However, its thermal capabilities are generally overlooked because of a lack of understanding of the thermal paths from the semiconductor junction to ambient temperature. While thermal resistance is normally specified for the device mounted 1 cm above an infinite heat sink, very little has been mentioned of the options available to improve on the conservatively rated thermal capability.

An explanation of the thermal paths of the TO-92 will allow the designer to determine the thermal stress he is applying in any given application.

#### The TO-92 Package

The TO-92 package thermal paths are complex. In addition to the path through the molding compound to ambient temperature, there is another path through the pins, in parallel with the case path, to ambient temperature, as shown in *Figure 1*.

The total thermal resistance in this model is then:

$$\theta_{\mathsf{JA}} = \frac{(\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}) (\theta_{\mathsf{JL}} + \theta_{\mathsf{LA}})}{\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}} + \theta_{\mathsf{JL}} + \theta_{\mathsf{LA}}}$$

Where:  $\theta_{JC}$  = thermal resistance of the case between the regulator die and a point on the case directly above the die location.


 $\theta_{CA}$  = thermal resistance between the case and air at ambient temperature.

 $\theta_{
m JL}$  = thermal resistance from transistor die through the collector lead to a point 1/16 inch below the regulator case.

\theta_LA = total thermal resistance of the collector-base-emitter pins to ambient temperature.

 $\theta_{JA}$  = junction to ambient thermal resistance.

## TO-92 Thermal Equivalent Circuit Fig. 1



#### Methods of Heat Sinking

With two external thermal resistances in each leg of a parallel network available to the circuit designer as variables, he can choose the method of heat sinking most applicable to his particular situation. To demonstrate, consider the effect of placing a small 72°C/W flag type heat sink, such as the Staver F1-7D-2, on the 78LXX molded case. The heat sink effectively replaces the  $\theta_{CA}$  (Figure 2) and the new thermal resistance,  $\theta'_{JA}$ , is

 $\theta'_{JA} = 145$ °C/W (assuming .125 inch lead length)

The net change of 15°C/W increases the allowable power dissipation to 0.86 W with an inserted cost of 1-2 cents. A still further decrease in  $\theta_{\rm JA}$  could be achieved by using a heat sink rated at 46°C/W, such as the Staver FS-7A. Also, if the case sinking does not provide an adequate reduction in total  $\theta_{\rm JA}$ , the other external thermal resistance,  $\theta_{\rm LA}$ , may be reduced by


shortening the lead length from package base to mounting medium. However, one point must be kept in mind. The lead thermal path includes a thermal resistance,  $\theta_{\rm SA}$ , from the pins at the mounting point to ambient, that is, the mounting medium.  $\theta_{\rm LA}$  is then equal to  $\theta_{\rm LS}+\theta_{\rm SA}$ . The new model is shown in Figure 2.

In the case of a socket,  $\theta_{SA}$  could be as high as 270°C/W, thus causing a net increase in  $\theta_{JA}$  and a consequent decrease in the maximum dissipation capability. Shortening the lead length may return the net  $\theta_{JA}$  to the original value, but pin sinking would not be accomplished.


In those cases where the regulator is inserted into a copper clad printed circuit board, it is advantageous to have a maximum area of copper at the entry points of the pins. While it would be desirable to rigorously define the effect of PC board copper, the real world variables are too great to allow anything more than a few general observations.


The best analogy for PC board copper is to compare it with parallel resistors. Beyond some point, additional resistors are not significantly effective; beyond some point, additional copper area is not effective.

### TO-92 Thermal Equivalent Circuit (Pin at Other Than Ambient Temperature) Fig. 2



### **High Dissipation Applications**





When it is necessary to operate a  $\mu$ A78L00 regulator with a large input-output differential voltage, the addition of series resistor R1 will extend the output current range of the device by sharing the total power dissipation between R1 and the regulator.

$$R1 = \frac{V_{IN(Min)} - V_{OUT} - 2.0 \text{ V}}{I_{L(Max)} + I_{Q}}$$

where IQ is the regulator quiescent current.

Regulator power dissipation at maximum input voltage and maximum load current is now

$$P_{D(Max)} = (V_1 - V_{OUT}) I_{L(Max)} + V_1 I_Q$$

where

$$V_1 = V_{IN(Max)} - (I_{I(Max)} + I_{O}) R1$$

The presence of R1 will affect load regulation according to the equation:

load regulation (at constant VIN)

- = load regulation (at constant V1)
- + (line regulation, mV per V)
- $\times$  (RI)  $\times$  ( $\Delta$ IL).

As an example, consider a 15 V regulator with a supply voltage of 30  $\pm 5$  V, required to supply a maximum load current of 30 mA. I  $_{\rm Q}$  is 4.3 mA, and minimum load current is to be 10 mA.

R1 = 
$$\frac{25 - 15 - 2}{30 + 4.3}$$
 =  $\frac{34.3}{8}$  \approx 240 \Omega  
V₁ = 35 - (30 + 4.3).24 = 35 -8.2 = 26.8 V

$$P_{D(Max)} = (26.8 - 15) 30 + 26.8 (4.3)$$
  
= 354 + 115


= 470 mW, which permit operation up to 70°C in most applications.

Line regulation of this circuit is typically 110 mV for an input range of 25-35 V at a constant load current; i.e. 11 mV/V.

Load regulation = constant V₁ load regulation (typically 10 mV, 10-30 mA l_L)

- + (11 mV/V)  $\times$  0.24  $\times$  20 mA (typically 53 mV)
- = 63 mV for a load current change of 20 mA at a constant V_{IN} of 30 V.

### **Typical Applications**



#### Notes

- 1. To specify an output voltage, substitute voltage value for "00".
- Bypass Capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.



A Schlumberger Company

## μA109 • μA209 • μA309 5 Volt Regulator

Linear Products

#### Description


The  $\mu$ A109,  $\mu$ A209, and  $\mu$ A309 are complete 5 Volt Regulators constructed using the Fairchild Planar epitaxial process. These regulators employ internal current limiting, thermal shutdown and safe-area compensation making them essentially indestructible. They are intended for use as local regulators. eliminating noise and distribution problems associated with single point regulation. If adequate heat sinking is provided, they can provide over 1 A output current. The  $\mu$ A109,  $\mu$ A209, and  $\mu$ A309 are intended primarily for use with TTL and DTL logic and are completely specified under worst case conditions to match the power supply requirements of these logic families. In addition to use as a fixed 5 V regulator, these devices can be used with external components to obtain adjustable output voltages and currents and as the power pass element in precision regulators.

- **OUTPUT CURRENT IN EXCESS OF 1 A**
- SPECIFIED TO MATCH WORST CASE TTL AND DTL REQUIREMENTS
- NO EXTERNAL COMPONENTS
- INTERNAL THERMAL-OVERLOAD PROTECTION
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION

### **Absolute Maximum Ratings**

Input Voltage 35 V Internal Power Dissipation Internally Limited Storage Temperature Range -65°C to +150°C Operating Junction Temperature Range Military Grade (µA109) -55°C to +150°C Industrial Grade (µA209) -25°C to +150°C Commercial Grade (µA309) 0°C to 125°C Temperature (Soldering, 60 s) 300°C

## Connection Diagram TO-3 Package




(Top View)

Case is connected to ground.

#### **Order Information**

Type	Package	Code	Part No.
μΑ109	Metal	HJ	μΑ 109KM
μA209	Metal	HJ	μA209KM
μΑ309	Metal	HJ	μA309KC

### **Equivalent Circuit**



### **μΑ109 • μΑ209**

Electrical Characteristics  $T_J = -55$ °C to +150°C for 109, -25°C to +150°C for 209,  $V_{IN} = 10$  V,  $I_{OUT} = 0.5$  A, unless otherwise specified

Characteristic		Condition		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		4.7	5.05	5.3	V
Line Regulation		$T_J = 25$ °C, $7 V \le V_{IN} \le 2$	25 V		4	50	mV
Load Regulation		$T_J = 25$ °C, 5 mA $\leq I_{OUT}$ :	≤ 1.5 A		15	100	mV
Output Voltage		$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 20 \text{ V}, 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1 \text{ A}, \\ P \leq 15 \text{ W}$		4.6		5.4	v
Out Comment		7 V ≤ V _{IN} ≤ 25 V				10	mA
Quiescent Current		$T_{\rm J} = 2$	$T_J = 25$ °C		4.2		mA
Quiescent Current Change	with line	8 V ≤ V _{IN} ≤ 25 V				0.8	mA
Quiescent Current Change	with load	5 mA ≤ I _{OUT} ≤ 1.0 A				0.5	mA
Output Noise Voltage		$T_A = 25$ °C, $10Hz \le f \le 100 \text{ kHz}$			40		μV
Long Term Stability						10	mV
Thermal Resistance Junction Case (Note)	on to				3.0		°C/W

#### Note

Without a heat sink, the thermal resistance is  $\theta_{JA}$  (max) 45°C/W.

With a heat sink, the effective thermal resistance can only approach the values specified, depending on the efficiency

### μ**A**309

of the sink.

Electrical Characteristics (Note)


Characteristic		Condition	Min	Тур	Max	Unit
Output Voltage		T _J = 25°C	4.8	5.05	5.2	V
Line Regulation		$T_J = 25^{\circ}C$ 7.0 V \le V_{IN} \le 25 V		4.0	50	mV
Load Regulation		$T_J = 25^{\circ}C$ 5.0 mA $\leq I_{OUT} \leq 1.5$ A		50	100	mV
Output Voltage		$\begin{array}{l} 7.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V} \\ 5.0 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} \\ \text{P} \leq 20 \text{ W} \end{array}$	4.75		5.25	v
Quiescent Current		$7.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$		5.2	10	mA
Quiescent Current Change	with line	$7.0 \text{ V} \leq \text{V}_{\text{IN}} \leq 25 \text{ V}$			0.8	mA
Quiescent Current Change	with load	$5.0 \text{ mA} \leq I_{OUT} \leq 1.0 \text{ A}$			0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ 10 Hz $\leq f \leq$ 100 kHz		40		μV
Long Term Stability					20	mV

### Note


Unless otherwise specified, these specifications apply for 0°C  $\leq$  T  $_{J}$   $\leq$  125°C, V  $_{IN}$  = 10 V and I  $_{OUT}$  = 0.5 A.

### Typical Performance Curves For $\mu$ A109 and $\mu$ A209


Maximum Average Power Dissipation as a Function of Ambient Temperature




Output Impedance as a Function of Frequency




Peak Output Current as a Function of Input Voltage




Ripple Rejection as a Function of Frequency




**Dropout Voltage** 




**Dropout Characteristic** 




Output Voltage as a Function of Junction Temperature



Output Noise Voltage as a Function of Frequency




Quiescent Current as a Function of Input Voltage



### 2


### Typical Performance Curves for $\mu$ A 109 and $\mu$ A 209 (Cont.)

## Quiescent Current as a Function of Temperature




### Typical Performance Curves for µA309


# Output Voltage as a Function of Junction Temperature




## Output Impedance as a Function of Frequency




# Peak Output Current as a Function of Output Voltage




## Ripple Rejection as a Function of Frequency



### **Dropout Voltage**




### **Dropout Characteristic**




#### **Typical Performance Curves for μA309 (Cont.)**


# Quiescent Current as a Function of Input Voltage



### Output Noise Voltage as a Function of Frequency




# Quiescent Current as a Function of Junction Temperature



#### **Typical Applications**

#### Fixed 5 V Regulator



#### Note

Bypass capacitors are recommended for optimum stability and transient response and should be located as close as possible to the regulator.



A Schlumberger Company

### μA7900 Series 3-Terminal Negative Voltage Regulators

**Linear Products** 

#### Description

The  $\mu$ A7900 series of Monolithic 3-Terminal Negative Regulators is manufactured using the Fairchild Planar epitaxial process. These negative regulators are intended as complements to the popular  $\mu$ A7800 series of positive voltage regulators, and they are available in the same voltage options from -5 to -15 V. The 7900s employ internal current-limiting, safe-area protection, and thermal shutdown, making them virtually indestructible.

- OUTPUT CURRENT IN EXCESS OF 1 A
- INTERNAL THERMAL-OVERLOAD PROTECTION
- **INTERNAL SHORT-CIRCUIT CURRENT LIMITING**
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION
- AVAILABLE IN THE TO-220 AND THE TO-3 PACKAGE
- OUTPUT VOLTAGES ARE 5, 8, 12 and 15 V


#### **Absolute Maximum Ratings**

TO-220 (Soldering, 10 s)

Absolute Maximum Ratings	
Input Voltage	
(5 V through 18 V)	−35 V
Internal Power Dissipation	Internally Limited
Storage Temperature Range	
TO-3 (Aluminum or Steel)	-65°C to +150°C
TO-220	-55°C to +150°C
Operating Junction	
Temperature Range	
Military (μΑ7900)	-55°C to +150°C
Commercial (µA7900C)	0°C to +125°C
Pin Temperature	
TO-3 (Soldering, 60 s)	300°C

230°C

### Connection Diagram TO-3 Package




(Top View)

#### Order Information

Type	Package	Code	Part No.
μA7905	Metal	HJ	μΑ7905KM
μΑ7908	Metal	HJ	μA7908KM
μΑ7912	Metal	HJ	μA7912KM
μΑ7915	Metal	HJ	μA7915KM
μA7905C	Metal	HJ	μA7905KC
μA7908C	Metal	HJ	μA7908KC
μA7912C	Metal	HJ	μA7912KC
μA7915C	Metal	HJ	μA7915KC

### Connection Diagram TO-220 Package



(Top View)


#### Order Information

Туре	Package	Code	Part No.
μΑ7905C	Molded Power Pack	GH	μA7905UC
μA7908C	Molded Power Pack	GH	μA7908UC
μA7912C	Molded Power Pack	GH	μA7912UC
μA7915C	Molded Power Pack	GH	μA7915UC

#### Note

The convention for Negative Regulators is the Algebraic value, thus -15 is less than -10 V.

#### **Equivalent Circuit**



#### $\mu$ A7900 Series

#### μΑ7905

Electrical Characteristics  $V_{IN} = -10 \text{ V}, I_{OUT} = 500 \text{ mA}, C_{IN} = 2 \mu\text{F}, C_{OUT} = 1 \mu\text{F}, -55 ^{\circ}\text{C} \leq \text{T}_{J} \leq 150 ^{\circ}\text{C}, \text{ unless otherwise specified}.$ 

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-4.8	-5.0	-5.2	V
Line Regulation		T 05°C	$-7 \text{ V} \leq \text{V}_{\text{IN}} \leq -25 \text{ V}$		3	50	mV
Line negulation		11 - 25 C	$-8 \text{ V} \leq \text{V}_{\text{IN}} \leq -12 \text{ V}$		1	25	mV
Load Regulation		T,1 = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		15	100	mV
Load negulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		5	25	mV
Output Voltage		$-8.0 \text{ V} \le \text{V}_{\text{IN}} \le -20 \text{ V}$ 5 mA $\le \text{I}_{\text{OUT}} \le 1.0 \text{ A}$ p $\le 15 \text{ W}$		-4.70		-5.30	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	$-8 \text{ V} \leq \text{V}_{\text{IN}} \leq -25 \text{ V}$				1.3	mA
Quiescent Current Change	with load	5 mA ≤ lou	JT ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μV/V _{OUT}
Ripple Rejection		f = 120 Hz,	$-8 \text{ V} \leq \text{V}_{\text{IN}} \leq -18 \text{ V}$	54	60		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		1.1	2.3	V
Peak Output Current		T _J = 25°C		1.3	2,1	3.3	Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, -55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}$			,	0.3	mV/°C/ V _{OUT}
Short-Circuit Current		V _{IN} = -35	V, T _J = 25°C			1.2	Α

#### μ**Α7905**C

Electrical Characteristics  $V_{IN} = -10$  V,  $I_{OUT} = 500$  mA,  $C_{IN} = 2$   $\mu$ F,  $C_{OUT} = 1$   $\mu$ F, 0 °C  $\leq$  TJ  $\leq$  125 °C, unless otherwise specified.

Characteristic		Condition (	Condition (Note)		Тур	Max	Unit
Output Voltage		T _J = 25°C	T _J = 25°C		-5.0	-5.2	V
Line Regulation		T 25°C	-7 V ≤ V _{IN} ≤ -25 V		3.0	100	mV
Line Regulation		1J - 25 C	$   -7 \text{ V} \leq \text{V}_{\text{IN}} \leq -25 \text{ V} $ $   -8 \text{ V} \leq \text{V}_{\text{IN}} \leq -12 \text{ V} $		1.0	50	mV
Load Population		T,1 = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		15	100	mV
Load Regulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		5.0	50	mV
Output Voltage		$-7 \text{ V} \le \text{V}_{\text{IN}} \le -20 \text{ V}$ 5 mA $\le \text{I}_{\text{OUT}} \le 1.0 \text{ A}$ p $\le 15 \text{ W}$		-4.75		-5.25	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	-7 V ≤ V _{IN} ≤ -25 V				1.3	mA
Quiescent Current Change	with load	$5 \text{ mA} \leq I_{OUT} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ , 10 Hz $\leq f \leq$ 100 kHz			125		μV
Ripple Rejection		$f = 120 \text{ Hz}, -8 \text{ V} \le \text{V}_{IN} \le -18 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1		V-
Peak Output Current		T _J = 25°C			2.1		A.
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA, 0°C ≤ T _J ≤ 125°C			0.4		mV/°C

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

μ**Α7908** 

. Electrical Characteristics  $V_{IN}=-14~V, I_{OUT}=500$  mA,  $C_{IN}=2~\mu F, C_{OUT}=1~\mu F, -55 ^{\circ}C \leq T_{J} \leq 150 ^{\circ}C$ , unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-7.7	-8.0	-8.3	V
Line Regulation		T 05°C	$-10.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -25 \text{ V}$		6.0	80	mV
		1J = 25°C	$ -11 \text{ V} \leq \text{VIN} \leq -17 \text{ V}$		2.0	40	mV
Load Deculation		T 05°C	5 mA ≤ I _{OUT} ≤ 1.5 A		12	100	mV
Load Regulation		11 - 25 C	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	40	mV
Output Voltage		$\begin{array}{l} -11.5~V \leq V_{\text{IN}} \leq -23~V \\ 5~\text{mA} \leq I_{\text{OUT}} \leq 1.0~\text{A} \\ p \leq 15~\text{W} \end{array}$		-7.6		-8.4	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	$-11.5 \text{ V} \le \text{V}_{\text{IN}} \le -25 \text{ V}$			Ī	1.0	mA
Quiescent Current Change	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μV/V _{OUT}
Ripple Rejection		$f = 120 \text{ Hz}, -11.5 \text{ V} \le \text{V}_{\text{IN}} \le -21.5 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1	2.3	V
Peak Output Current		T _J = 25°C		1.3	2.1	3.3	A
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, -55^{\circ}\text{C} \le T_{J} \le 150^{\circ}\text{C}$				0.3	mV/°C/ V _{OUT}
Short-Circuit Current		V _{IN} = -35 V, T _J = 25°C				1.2	Α

#### μ**Α7908C**

Electrical Characteristics  $V_{IN} = -14$  V,  $I_{OUT} = 500$  mA,  $C_{IN} = 2$   $\mu$ F,  $C_{OUT} = 1$   $\mu$ F,  $0^{\circ}$ C  $\leq T_{J} \leq 125^{\circ}$ C, unless otherwise specified.

Characteristic		Condition (Note)			Тур	Max	Unit
Output Voltage		T _J = 25°C		-7.7	-8.0	-8.3	V
Line Regulation		T _J = 25°C	$-10.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -25 \text{ V}$		6.0	160	mV
Line Regulation		IJ = 25°C	$-11 \text{ V} \leq \text{V}_{\text{IN}} \leq -17 \text{ V}$		2.0	80	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	160	mV
Load Regulation		11 - 25 C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4.0	80	mV
Output Voltage		$\begin{array}{l} -10.5~V \leq V_{\text{IN}} \leq -23~V \\ 5~\text{mA} \leq I_{\text{OUT}} \leq 1.0~\text{A} \\ p \leq 15~\text{W} \end{array}$		-7.6		-8.4	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	$-10.5 \text{ V} \le \text{V}_{\text{IN}} \le -25 \text{ V}$				1.0	mA
Quiescent Current Change	with load	5 mA ≤ I _{OUT} ≤ 1.0 A				0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ , 10 Hz $\leq f \leq$ 100 kHz			200		μV
Ripple Rejection		$f = 120 \text{ Hz}, -11.5 \text{ V} \le \text{V}_{\text{IN}} \le -21.5 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1		V
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA, 0°C ≤ T _J ≤ 125°C			0.6		mV/°0

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately

#### $\mu$ A7900 Series

 $\mu$ A7912 Electrical Characteristics

V_{IN} = -19 V, I_{OUT} = 500 mA, C_{IN} = 2  $\mu$ F, C_{OUT} = 1  $\mu$ F, -55°C  $\leq$  T_J  $\leq$  150°C, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-11.5	-12.0	-12.5	V
Line Regulation		T _J = 25°C	$-14.5 \text{ V} \le \text{V}_{\text{IN}} \le -30 \text{ V}$		10	120	mV
		11 - 25 C	$-16 \text{ V} \leq \text{V}_{\text{IN}} \leq -22 \text{ V}$		3.0	60	mV
Load Regulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	120	mV
		1J = 25°C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4.0	60	mV
Output Voltage		$\begin{array}{l} -15.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -27 \text{ V} \\ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} \\ \text{p} \leq 15 \text{ W} \end{array} .$		-11.4		-12.6	v
Quiescent Current		$T_J = 25$ °C			1.5	3.0	mA
Quiescent Current Change	with line	$-15 \text{ V} \leq \text{V}_{\text{IN}} \leq -30 \text{ V}$				1.0	mA
Quiescent Current Change	with load	5 mA ≤ loL	JT ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μV/V _{OUT}
Ripple Rejection		$f = 120 \text{ Hz}, -15 \text{ V} \le \text{V}_{\text{IN}} \le -25 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1	2.3	V
Peak Output Current		T _J = 25°C		1.3	2.1	3.3	Α
Average Temperature Coefficient of Output Voltage		$I_{OUT}$ = 5 mA, $-55^{\circ}$ C $\leq$ T _J $\leq$ 150 $^{\circ}$ C				0.3	mV/°C/ V _{OUT}
Short-Circuit Current		$V_{IN} = -35$	V, T _J = 25°C			1.2	Α

μ**Α7912C** 

Electrical Characteristics  $V_{IN}=-19$  V,  $I_{OUT}=500$  mA,  $C_{IN}=2$   $\mu\text{F}$ ,  $C_{OUT}=1$   $\mu\text{F}$ ,  $0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$ , unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C	T _J = 25°C		-12.0	-12.5	V
Line Regulation		T _J = 25°C	$-14.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -30 \text{ V}$		10	240	mV
Line Regulation		1J - 25 C	$-16 \text{ V} \leq \text{V}_{\text{IN}} \leq -22 \text{ V}$		3.0	120	mV
Load Degulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	240	mV
Load Regulation		1J = 25°C	$250 \text{ mA} \leq l_{\text{OUT}} \leq 750 \text{ mA}$		4.0	120	mV
Output Voltage		$\begin{array}{l} -14.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -27 \text{ V} \\ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} \\ \text{p} \leq 15 \text{ W} \end{array}$		-11.4		-12.6	v
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change	with line	-14.5 V ≤	$-14.5 \text{ V} \le \text{V}_{\text{IN}} \le -30 \text{ V}$			1.0	mA
Quiescent Current Change	with load	5 mA ≤ lou	5 mA ≤ I _{OUT} ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			300		μV
Ripple Rejection		$f = 120 \text{ Hz}, -15 \text{ V} \le \text{V}_{\text{IN}} \le -25 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1		V
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA}, 0^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$			0.8		mV/°C

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

 $\mu$ A7915 Electrical Characteristics  $V_{IN} = -23$  V,  $I_{OUT} = 500$  mA,  $C_{IN} = 2$   $\mu$ F,  $C_{OUT} = 1$   $\mu$ F, -55°C  $\leq$  T_J  $\leq$  150°C, unless otherwise specified.

Characteristic		Condition (Note)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C			-15.0	-15.6	٧
Line Degulation		T 05°C	$-17.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -30 \text{ V}$		11	150	mV
Line Regulation			$ -20 \text{ V} \leq \text{V}_{\text{IN}} \leq -26 \text{ V}$		3.0	75	mV
Load Devilation		T 25°C	5 mA ≤ I _{OUT} ≤ 1.5 A		12	150	mV
Load Regulation		1j = 25°C	$250 \text{ mA} \leq I_{\text{OUT}} \leq 750 \text{ mA}$		4.0	75	mV
Output Voltage		$ \begin{array}{l} -18.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -30 \text{ V} \\ 5 \text{ mA} \leq \text{I}_{\text{OUT}} \leq 1.0 \text{ A} \\ \text{p} \leq 15 \text{ W} \end{array} $		-14.25		-15.75	v
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Ouisesent Current Change	with line	$-18.5 \text{ V} \le \text{V}_{\text{IN}} \le -30 \text{ V}$				1.0	mA
Quiescent Current Change	with load	5 mA ≤ I _{OU}	_T ≤ 1.0 A			0.5	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μV/V _{OUT}
Ripple Rejection		$f = 120 \text{ Hz}, -18.5 \text{ V} \le \text{V}_{\text{IN}} \le -28.5 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0	A, T _J = 25°C		1.1	2.3	٧
Peak Output Current		T _J = 25°C		1.3	2.1	3.3	Α
Average Temperature Coefficient of Output Voltage		$I_{OUT}$ = 5 mA, -55°C $\leq$ TJ $\leq$ 150°C			-1.0	1.3	mV/°C/ V _{OUT}
Short-Circuit Current		V _{IN} = -35	V, T _J = 25°C			1.2	Α

#### μΑ7915C Electrical Characteristics


 $V_{IN}$  = -23 V,  $I_{OUT}$  = 500 mA,  $C_{IN}$  = 2  $\mu F,$   $C_{OUT}$  = 1  $\mu F,$  0°C  $\leq$   $T_{J}$   $\leq$  125°C, unless otherwise specified.

Characteristic		Condition (Note)			Тур	Max	Unit
Output Voltage		T _J = 25°C		-14.4	-15.0	-15.6	٧
Line Regulation		T _J = 25°C	$-17.5 \text{ V} \le \text{V}_{\text{IN}} \le -30 \text{ V}$		11	300	mV
Line Regulation		11 - 25 C	$-20 \text{ V} \leq \text{V}_{\text{IN}} \leq -26 \text{ V}$		3.0	150	mV
Lood Dogulation		T _J = 25°C	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.5 \text{ A}$		12	300	mV
Load Regulation		1J = 25°C	$250~\text{mA} \leq I_{\text{OUT}} \leq 750~\text{mA}$		4.0	150	mV
Output Voltage		$-17.5 \text{ V} \leq \text{V}_{\text{IN}} \leq -30 \text{ V}$ 5 mA $\leq l_{\text{OUT}} \leq 1.0 \text{ A}$ p $\leq 15 \text{ W}$		-14.25		-15.75	٧
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change	with line	$-17.5 \text{ V} \le \text{V}_{\text{IN}} \le -30 \text{ V}$				1.0	mA
Quiescent Current Change	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 1.0 \text{ A}$				0.5	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ , 10 Hz $\leq f \leq$ 100 kHz			375		μV
Ripple Rejection		$f = 120 \text{ Hz}, -18.5 \text{ V} \le \text{V}_{\text{IN}} \le -28.5 \text{ V}$		54	60		dB
Dropout Voltage		I _{OUT} = 1.0 A, T _J = 25°C			1.1		V
Peak Output Current		T _J = 25°C			2.1		Α
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA, 0°C ≤ T _J ≤ 125°C			1.0		mV/°C


All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_w ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

#### **Typical Performance Curves**


#### Worst Case Power Dissipation as a Function of Ambient Temperature (TO-220)




# Worst Case Power Dissipation as a Function of Ambient Temperature (TO-3)




# Dropout Voltage as a Function of Junction Temperature




# Output Voltage as a Function of Junction Temperature




# Peak Output Current as a Function of Input-Output Differential Voltage




### Output Impedance as a Function of Frequency




### Ripple Rejection as a Function of Frequency



#### **Load Transient Response**




#### Line Transient Response




#### Typical Performance Curves (Cont.)


### Ripple Rejection as a Function of Output Voltages



### Quiescent Current as a Function of Input Voltage



### Quiescent Current as a Function of Temperature



#### **Design Considerations**

The  $\mu$ A7900 fixed voltage regulator series has thermal-overload protection from excessive power dissipation, internal short-circuit protection which limits the circuit's maximum current, and output transistor safe-area compensation for reducing the output current as the voltage across the pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for 7900, 125°C for 7900C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θJC °C/W	Max θJC °C/W	Typ θJA °C/W	Max θ _{JA} °C/W
TO-3	3.5	5.5	40	45
TO-220	3.0	5.0	60	65

$$P_{D(MAX)} = \frac{T_{J (Max)} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J (Max)} T_{A}}{\theta_{JA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA} \text{ (Without heat sink)}$$

Solving for 
$$T_J$$
:  $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$ 

or  $T_A + P_D\theta_{JA}$  (Without heat sink)

Where  $T_J = Junction Temperature$ 

T_A = Ambient Temperature

PD = Power Dissipation

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

 $\theta_{\rm JC}$  = Junction-to-Case Thermal Resistance

 $\theta_{CA}$  = Case-to-Ambient Thermal Resistance

 $\theta_{\rm CS}$  = Case-to-Heat Sink Thermal Resistance

 $\theta_{SA}$  = Heat Sink-to-Ambient Thermal


Resistance

#### **Typical Applications**


Bypass capacitors are recommended for stable operation of the  $\mu$ A7900 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2  $\mu$ F on the input, 1  $\mu$ F on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10  $\mu$ F or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

#### **Fixed Output Regulator**




#### **High Current Voltage Regulator**




$$R1 = \frac{V_{BE(QI)}}{I_{BEG}} \quad I_{QI} = \beta(Q1)I_{REG}$$

#### High Output Current, Foldback Current Limited




#### High Output Current, Short-Circuit Protected



$$RSC = \frac{V_{BE(Q2)}}{I_{SC}}$$

#### Operational Amplifier Supply (± 15 V @ 1.0 A)





A Schlumberger Company

### μA79M00 Series 3-Terminal Negative Voltage Regulators

Linear Products

#### Description


The µA79MOO series of 3-Terminal Medium Current Negative Voltage Regulators are constructed using the Fairchild Planar epitaxial process. These regulators employ internal current limiting, thermal shutdown and safe-area compensation making them essentially indestructible. If adequate heat sinking is provided, they can deliver up to 500 mA output current. They are intended as fixed voltage regulators in a wide range of applications including local (on-card) regulation for elimination of noise and distribution problems associated with single point regulators, these devices can be used with external components to obtain adjustable output voltages and currents.

- OUTPUT CURRENT IN EXCESS OF 0.5 A
- INTERNAL THERMAL-OVERLOAD PROTECTION
- INTERNAL SHORT CIRCUIT CURRENT LIMITING
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION
- AVAILABLE IN JEDEC TO-220 AND TO-39 PACKAGES
- OUTPUT VOLTAGES OF -5 V, -8 V, -12 V, and

#### **Absolute Maximum Ratings**

Absolute maximum natings	
Input Voltage	
-5 V through -15 V	-35 V
-24 V	-40 V
Internal Power Dissipation	Internally Limited
Storage Temperature Range	-
TO-39	-65°C to +150°C
TO-220	-55°C to +125°C
Operating Junction	
Temperature Range	
TO-39	
Military (μΑ79M00)	-55°C to +150°C
Commercial (µA79M00C)	0°C to +125°C
TO-220	
Commercial (µA79M00C)	0°C to +125°C
Pin Temperature	
(Soldering, 60 s) TO-39	300°C
(Soldering, 10 s) TO-220	230°C


### Connection Diagram TO-39 Package



(Top View)


Order Information										
Туре	Package	Code	Part No.							
μA79M05	Metal	FC	$\mu$ A79M05HM							
μΑ79M05C	Metal	FC	μA79M05AHC							
μA79M08	Metal	FC	μA79M08HM							
μΑ79M08C	Metal	FC	μA79M08AHC							
μA79M12	Metal	FC	μA79M12HM							
μA79M12C	Metal	FC	μA79M12AHC							
μA79M15	Metal	FC	μΑ79M15HM							
μΑ79M15C	Metal	FC	μA79M15AHC							

### Connection Diagram TO-220 Package



Order Infor	Order Information										
Туре	Package	Code	Part No.								
μA79M05C	Molded Power Pack	GH	μA79M05AUC								
μA79M08C	<b>Molded Power Pack</b>	GH	μA79M08AUC								
μA79M12C	<b>Molded Power Pack</b>	GH	μA79M12AUC								
μA79M15C	<b>Molded Power Pack</b>	GH	μA79M15AUC								

#### **Equivalent Circuit**



#### μ**Α79M05HM**

Electrical Characteristics  $V_{IN} = -10 \text{ V}, I_{OUT} = 350 \text{ mA}, -55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}, C_{IN} = 2 \mu\text{F}, C_{OUT} = 1 \mu\text{F}, unless otherwise specified. Notes 1 and 2$ 

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-5.2	-5.0	-4.8	V
Line Regulation		T 25°C	$T_J = 25^{\circ}C$ $\begin{vmatrix} -25 \text{ V} \le \text{V}_{IN} \le -7 \text{ V} \\ -18 \text{ V} \le \text{V}_{IN} \le -8 \text{ V} \end{vmatrix}$		7.0	50	mV
Line Regulation		1J – 25 C	$-18 \text{ V} \leq \text{V}_{\text{IN}} \leq -8 \text{ V}$		3.0	30	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		75	100	mV
Load Regulation		$T_J = 25$ °C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		50		mV
Output Voltage		$-25 \text{ V} \leq \text{V}_{\text{I}}$ 5 mA $\leq \text{I}_{\text{OU}}$	$_{N} \leq -7 \text{ V}$ $_{T} \leq 350 \text{ mA, P}_{D} \leq 4 \text{ W}$	-5.25		-4.75	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	$-25 \text{ V} \leq \text{V}_{\text{IN}} \leq -8 \text{ V}$				0.4	mA
	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$				0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μV/V _{OUT}
Ripple Rejection		-18 V ≤ V	$_{N} \leq -8 \text{ V}, \mid I_{OUT} = 100 \text{ mA}$	50			dB
nippie nejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	60		dB
Dropout Voltage		T _J = 25°C			1.1	2.3	V
Short-Circuit Current		T _J = 25°C,	V _{IN} = -35 V			0.6	Α
Peak Output Current				0.5	0.65	1.4	Α
Average Temperature Coefficient of Output Voltage		$I_{OUT} = 5 \text{ mA} - 55^{\circ}\text{C} \le T_{J} \le +150^{\circ}\text{C}$				0.3	mV/°C/ V _{OUT}

Notes on 79M05A page.

#### μA79M00 Series

#### $\mu$ A79M05AHC AND $\mu$ A79M05AUC

Electrical Characteristics  $V_{IN} = -10 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $-0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $C_{IN} = 2 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-5.2	-5.0	-4.8	V
Line Degulation		T 05°C	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -7 \text{ V}$ $-18 \text{ V} \le \text{V}_{\text{IN}} \le -8 \text{ V}$		7.0	50	mV
Line Regulation		11 – 25 C	$-18 \text{ V} \leq \text{V}_{\text{IN}} \leq -8 \text{ V}$		3.0	30	mV
Lood Dogwlotion		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		75	100	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		50		mV
Output Voltage		$-25 \text{ V} \leq \text{V}$ $5 \text{ mA} \leq \text{I}_{\text{OU}}$	$_{\text{IN}} \leq -7 \text{ V}$ $_{\text{IT}} \leq 350 \text{ mA, P}_{\text{D}} \leq 4 \text{ W}$	-5.25		-4.75	v
Quiescent Current		$T_J = 25$ °C			1.0	2.0	mA
Quiescent Current Change	with line	$-25 \text{ V} \leq \text{V}_{\text{IN}} \leq -8 \text{ V}$				0.4	mA
	with load	5 mA ≤ lou	ı⊤ ≤ 350 mA			0.4	mA
Output Noise Voltage		$T_A = 25$ °C,	$10~\text{Hz} \leq f \leq 100~\text{kHz}$		125		μV
Ripple Rejection		-18 V ≤ V	$I_{\text{IN}} \leq -8 \text{ V}, \mid I_{\text{OUT}} = 100 \text{ mA}$	50			dB
nippie nejection		f = 120 Hz	$I_{OUT} = 300 \text{ mA}, T_J = 25^{\circ}\text{C}$	54	60		dB
Dropout Voltage		T _J = 25°C			1.1		٧
Short-Circuit Current		T _J = 25°C, V _{IN} = -30 V			140		mA
Peak Output Current					650		mA
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA			0.4		mV/°

#### Notes

- 1. See Test Circuit.
- 2. The convention for negative regulators is the algebraic values, thus -15~V is less than -10~V
- 3 All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_W \le 10$  ms, duty cycle  $\le 5\%$ ). Output voltage changes due to changes in internal temperature must be taken into account separately.

#### μA79M00 Series

**μΑ79Μ08ΗΜ** 

Electrical Characteristics  $V_{IN} = -14 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $-55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}$ ,  $C_{IN} = 2 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-8.3	-8.0	-7.7	V
Line Pagulation		T 25°C	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -10.5 \text{ V}$		8.0	80	mV
Line Regulation		11 - 25 C	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -10.5 \text{ V}$ $-21 \text{ V} \le \text{V}_{\text{IN}} \le -11 \text{ V}$		4.0	50	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		90	160	mV
		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		60		mV
Output Voltage			$_{ m V}$ $\leq$ $-$ 10.5 V $_{ m IT}$ $\leq$ 350 mA, ${ m P}_{ m D}$ $\leq$ 4 W	-8.4		-7.6	v
Quiescent Current		T _J = 25°C			1.0	2.0	mA
Quiescent Current Change	with line	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -10.5 \text{ V}$				0.4	mA
Quiescent Current Change	with load	5 mA ≤ lou	_{IT} ≤ 350 mA			0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	$\mu V / V_{OUT}$
Ripple Rejection		$-21.5 \text{ V} \leq \text{V}_{1}$	$_{N} \le -11.5 \text{V},  _{OUT} = 100 \text{mA}$	50			dB
nippie nejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	59		dB
Dropout Voltage		T _J = 25°C			1.1	2.3	V
Short-Circuit Current		T _J = 25°C, V _{IN} = -35 V				0.6	Α
Peak Output Current				0.5	0.65	1.4	Α
Average Temperature Coef Output Voltage	ficient of	$I_{OUT} = 5 \text{ mA} -55^{\circ}\text{C} \le T_{J} \le +150^{\circ}\text{C}$				0.3	mV/°C/ V _{OUT}

 $\mu$ A79M08AHC AND  $\mu$ A79M08AUC

Electrical Characteristics  $V_{IN} = -14$  V,  $I_{OUT} = 350$  mA,  $0^{\circ}C \le T_{J} \le 125^{\circ}C$ ,  $C_{IN} = 2$   $\mu$ F,  $C_{OUT} = 1$   $\mu$ F, unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-8.3	-8.0	-7.7	V
Line Deculation		T 05°C	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -10.5 \text{ V}$ $-21 \text{ V} \le \text{V}_{\text{IN}} \le -11 \text{ V}$		8.0	80	mV
Line Regulation		1J = 25 C	$-21 \text{ V} \leq \text{V}_{\text{IN}} \leq -11 \text{ V}$		4.0	50	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		90	160	mV
		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		60		mV
Output Voltage			$_{ m V} \le -10.5   m V$ $_{ m T} \le 350   m mA,  P_{ m D} \le 4   m W$	-8.4		-7.6	v
Quiescent Current		$T_J = 25$ °C			1.0	2.0	mA
Quiescent Current Change -	with line	-25 V ≤ V	$-25 \text{ V} \le \text{V}_{\text{IN}} \le -10.5 \text{ V}$			0.4	mA
	with load	5 mA ≤ lou	$_{ m T} \leq$ 350 mA			0.4	mA
Output Noise Voltage		$T_A = 25^{\circ}C$ , 10 Hz $\leq f \leq 100$ kHz			200		μV
Ripple Rejection		$-21.5 \text{ V} \leq \text{V}_{\text{I}}$	$N \le -11.5 \text{ V},  I_{OUT}  = 100 \text{ mA}$	50			dB
nippie nejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	59		dB
Dropout Voltage		T _J = 25°C			1.1		V
Short-Circuit Current		$T_J = 25$ °C, $V_{IN} = -30$ V			140		mA
Peak Output Current					650		mA
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA			0.6		mV/°C

Notes on 79M05A page.

#### μA79M00 Series

#### $\mu$ A79M12HM

Electrical Characteristics  $V_{IN} = -11 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $-55^{\circ}\text{C} \leq T_{J} \leq 150^{\circ}\text{C}$ ,  $C_{IN} = 2 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-12.5	-12	-11.5	V
Line Regulation		T 25°C	$T_J = 25^{\circ}C$ $\begin{vmatrix} -30 \text{ V} \le \text{V}_{IN} \le -14.5 \text{ V} \\ -25 \text{ V} \le \text{V}_{IN} \le -15 \text{ V} \end{vmatrix}$		9.0	80	mV
Line Regulation		11 - 25 C	$-25 \text{ V} \leq \text{V}_{\text{IN}} \leq -15 \text{ V}$		5.0	50	mV
Load Deculation		$T_J = 25$ °C,	$5 \text{ mA} \leq I_{OUT} \leq 500 \text{ mA}$		65	240	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		45		mV
Output Voltage		$\begin{aligned} -30 \text{ V} &\leq \text{V}_{\text{IN}} \leq -14.5 \text{ V} \\ 5 \text{ mA} &\leq \text{I}_{\text{OUT}} \leq 350 \text{ mA}, \text{P}_{\text{D}} \leq 4 \text{ W} \end{aligned} .$		-12.6		-11.4	v
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change with li	with line	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -14.5 \text{ V}$				0.4	mA
Quiescent Ourrent Onlinge	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$				0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	μν/νου
Ripple Rejection		-25 V ≤ V	$_{N} \leq -15 \text{ V, } I_{OUT} = 100 \text{ mA}$	50			dB
nipple nejection		f = 120 Hz	$I_{OUT} = 300 \text{ mA}, T_J = 25^{\circ}\text{C}$	54	60		dB
Dropout Voltage		T _J = 25°C			1.1	2.3	V
Short-Circuit Current		$T_{J} = 25$ °C, $V_{IN} = -35$ V				0.6	Α
Peak Output Current				0.5	0.65	1.4	Α
Average Temperature Coef Output Voltage	fficient of	$I_{OUT} = 5 \text{ mA} -55^{\circ}\text{C} \le T_{J} \le +150^{\circ}\text{C}$				0.3	mV/°C. V _{OUT}

#### $\mu$ A79M12AHC AND $\mu$ A79M12AUC

Electrical Characteristics  $V_{IN} = -19 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $C_{IN} = 2 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-12.5	-12	-11.5	٧
Line Regulation		T 25°C	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -14.5 \text{ V}$		9.0	80	mV
Line Regulation		11 - 25 C	$-25 \text{ V} \leq \text{V}_{\text{IN}} \leq -15 \text{ V}$		5.0	50	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		65	240	mV
		$T_J = 25$ °C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		45		mV
Output Voltage			$_{ m V} \leq -$ 14.5 V $_{ m IT} \leq$ 350 mA, ${ m P}_{ m D} \leq$ 4 W	-12.6		-11.4	v
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change  -	with line	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -14.5 \text{ V}$				0.4	mA
	with load	5 mA ≤ lou	_{JT} ≤ 350 mA			0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			300		μV
Pipple Painstion		-25 V ≤ V	$I_{\text{IN}} \leq -15 \text{ V} \mid I_{\text{OUT}} = 100 \text{ mA}$	50			dB
Ripple Rejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	60		dB
Dropout Voltage		T _J = 25°C			1.1		V
Short-Circuit Current		T _J = 25°C,	V _{IN} = -30 V		140		mA
Peak Output Current					650		mA
Average Temperature Coefficient of Output Voltage		I _{OUT} = 5 mA			0.8		mV/°C

Notes on 79M05A page.

#### $\mu$ A79M00 Series

#### μ**Α79M15HM**

Electrical Characteristics  $V_{IN} = -23 \text{ V}, I_{OUT} = 350 \text{ mA}, -55 ^{\circ}\text{C} \leq T_{J} \leq 150 ^{\circ}\text{C}, C_{IN} = 2 \mu\text{F}, C_{OUT} = 1 \mu\text{F}, unless otherwise specified.}$ 

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-15.6	-15	-14.4	٧
Line Degulation		T 05°C	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -17.5 \text{ V}$		9.0	80	mV
Line Regulation		11 - 25 C	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -17.5 \text{ V}$ $-28 \text{ V} \le \text{V}_{\text{IN}} \le -18 \text{ V}$		7.0	50	mV
Load Doculation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		65	240	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$		45		mV
Output Voltage			$_{ m V} \le -17.5   m V$ $_{ m IT} \le 350   m mA,  P_{ m D} \le 4   m W$	-15.75		-14.25	V
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change -	with line	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -17.5 \text{ V}$				0.4	mA
	with load	5 mA ≤ lou	_T ≤ 350 mA			0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq$ 100 kHz			25	80	$\mu V / V_{OUT}$
Pinnle Paiestion		$-28.5 \mathrm{V} \leq \mathrm{V_I}$	$_{N} \le -18.5  \text{V},  _{OUT} = 100  \text{mA}$	50			dB
Ripple Rejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	59		dB
Dropout Voltage		T _J = 25°C			1.1	2.3	٧
Short-Circuit Current		T _J = 25°C,	$V_{IN} = -35 \text{ V}$			0.6	Α
Peak Output Current				0.5	0.65	1.4	Α
Average Temperature Coeff Output Voltage	fficient of	$I_{OUT} = 5 \text{ mA} - 55^{\circ}\text{C} \le T_{J} \le +150^{\circ}\text{C}$				0.3	mV/°C/ V _{OUT}

#### $\mu$ A79M15AHC AND $\mu$ A79M15AUC

Electrical Characteristics  $V_{IN} = -23 \text{ V}$ ,  $I_{OUT} = 350 \text{ mA}$ ,  $0^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $C_{IN} = 2 \mu\text{F}$ ,  $C_{OUT} = 1 \mu\text{F}$ , unless otherwise specified.

Characteristic		Condition (Note 3)		Min	Тур	Max	Unit
Output Voltage		T _J = 25°C		-15.6	-15	-14.4	V
Line Regulation		T 25°C	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -17.5 \text{ V}$		9.0	80	mV
Line Regulation		11 = 25 °C	$-28 \text{ V} \leq \text{V}_{\text{IN}} \leq -18 \text{ V}$		7.0	50	mV
Load Deculation		T _J = 25°C,	$5 \text{ mA} \leq I_{\text{OUT}} \leq 500 \text{ mA}$		65	240	mV
Load Regulation		T _J = 25°C,	$5 \text{ mA} \leq I_{OUT} \leq 350 \text{ mA}$		45		mV
Output Voltage		-30  V < Vm < -17.5  V		- 15.75		-14.25	v
Quiescent Current		T _J = 25°C			1.5	3.0	mA
Quiescent Current Change	with line	$-30 \text{ V} \le \text{V}_{\text{IN}} \le -17.5 \text{ V}$				0.4	mA
	with load	$5 \text{ mA} \leq I_{\text{OUT}} \leq 350 \text{ mA}$				0.4	mA
Output Noise Voltage		$T_A = 25$ °C, 10 Hz $\leq f \leq 100$ kHz			375		μV
Pinnla Paination		$-28.5  \text{V} \leq \text{V}_{\text{I}}$	$N \le -18.5  \text{V},  _{OUT} = 100  \text{mA}$	50			dB
Ripple Rejection		f = 120 Hz	I _{OUT} = 300 mA, T _J = 25°C	54	59		dB
Dropout Voltage		T _J = 25°C			1.1		٧
Short-Circuit Current		T _J = 25°C, V _{IN} = -30 V			140		mA
Peak Output Current					650		mA
Average Temperature Coeff Output Voltage	fficient of	I _{OUT} = 5 mA			1.0		mV/°C


#### Note

All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (tw $\leq$  10 ms, duty


cycle  $\leq$  5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

#### **Typical Performance Curves**


Dropout Voltage as a Function of Junction Temerature




Output Voltage as a Function of Junction Temperature




Peak Output Current as a Function of Input-Output Differential Voltage




Output Impedance as a Function of Frequency




Ripple Rejection as a Function of Frequency




Ripple Rejection as a Function of Output Voltages




**Load Transient Response** 



**Line Transient Response** 




Quiescent Current as a Function of Input Voltage




#### Typical Performance Curves (Cont.)


### Quiescent Current as a Function of Temperature



#### Worst Case Power Dissipation Versus Ambient Temperature TO-39



#### Worst Case Power Dissipation Versus Ambient Temperature TO-220



#### **Design Considerations**

The  $\mu$ 79M00 fixed voltage regulator series has thermal-overload protection from excessive power, internal short-circuit protection which limits the circuit's maximum current, and output transistor safearea compensation for reducing the output current as the voltage across the pass transistor is increased.

The safe-area protection network may cause the device to latch-up if the output is shorted and the regulator is operating with high input voltages. This mode of operation will not damage the device. However, power (input voltage or the load) must be interrupted momentarily for the device to recover from the latched condition.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C for 79M00, 125°C for 79M00AC and 79M00C) in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ $_{ extstyle  heta}$ JC	Max $\theta_{ m JC}$	Typ θJA	Max θJA	
TO-39	18.0	25	120	160	
TO-220	3.0	5.0	60	65	

$$P_{D \text{ (MAX)}} = \frac{T_{J \text{ (Max)}} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J \text{ (Max)}} - T_{A}}{\theta_{JA}}$$
(Without a heat sink)

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :  $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$  or  $T_A + P_D \theta_{JA}$ (Without a heat sink) Where  $T_J = Junction Temperature$ 

T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\text{JC}}$  = Junction-to-case thermal resistance

 $\theta_{CA}$  = Case-to-ambient thermal resistance

 $\theta_{\text{CS}}$  = Case-to-heat sink thermal resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal resistance


 $\theta_{JA}$  = Junction-to-ambient thermal resistance

#### Typical Applications

Bypass capacitors are recommended for stable operation of the 79M00 series of regulators over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.

The bypass capacitors, (2  $\mu F$  on the input, 1  $\mu F$  on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10  $\mu F$  or larger. The bypass capactiors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

#### **Fixed Output Regulator**





A Schlumberger Company

### μΑ78G • μΑ79G 4-Terminal Adjustable Voltage Regulators

Linear Products

#### Description

The  $\mu$ A78G and  $\mu$ A79G are 4-Terminal Adjustable Voltage Regulators. They are designed to deliver continuous load currents of up to 1.0 A with a maximum input voltage of 40 V for the positive regulator 78G and -40 V for the negative regulator 79G. Output current capability can be increased to greater than 1.0 A through use of one or more external transistors. The output voltage range of the 78G positive voltage regulator is 5 V to 30 V and the output voltage range of the negative 79G is -30 V to -2.2 V. For systems requiring both a positive and negative, the 78G and 79G are excellent for use as a dual tracking regulator with appropriate external circuitry. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- OUTPUT CURRENT IN EXCESS OF 1 A
- µA78G POSITIVE OUTPUT 5 TO 30 V
- µA79G NEGATIVE OUTPUT -30 TO -2.2 V
- INTERNAL THERMAL OVERLOAD PROTECTION
- INTERNAL SHORT CIRCUIT PROTECTION
- OUTPUT TRANSISTOR SAFE-AREA PROTECTION
- MILITARY AND COMMERCIAL VERSIONS
- 4-PIN TO-202 TYPE AND 4-PIN TO-3

#### **Absolute Maximum Ratings**

4-Pin Power Watt (U1) (10 s)


4-Pin TO-3 (K) (60 s)

input Voltage	
μA78G, μA78GC	40 V
μΑ79G, μΑ79GC	-40 V
Control Pin Voltage	
μΑ78G, μΑ78GC	$0 \le V \le V_{OUT}$
μΑ79G, μΑ79GC	$-V_{OUT} \le -V \le 0$
Power Dissipation	*
Operating Junction	
Temperature Range	Internally Limited
Military (μΑ78G, μΑ79G)	-55°C to 150°C
Commercial (µA78GC, µA79GC)	0°C to 150°C
Storage Temperature Range	
4-Pin Power Watt (U1)	-55°C to +150°C
4-Pin TO-3 (K)	-65°C to +150°C
Pin Temperature (Soldering)	

230°C

300°C

### μA78G Connection Diagram TO-3 Package




(Top View)

Heat sink tabs connected to common through device substrate.

#### Order Information

Туре	Package	Code	Part No.
μΑ78G	TO-3	GK	μA78GKM
uA78GC	TO-3	GK	uA78GKC

### μA78G Connection Diagram Power Watt Package




(Side View)

Heat sink tabs connected to common through device substrate.

#### Order Information

Type	Package	Code	Part No.
μΑ78GC	Power Watt	8Z	μΑ78GU1C
,			,

#### μΑ79G Connection Diagram TO-3 Package



(Top View)

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.


#### **Order Information**

Type **Package** μA79G TO-3 μA79GC **TO-3** 

Code GK GK

Part No. μA79GKM μA79GKC

#### μA79G Connection Diagram **Power Watt Package**




Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

#### **Order Information**


Type μA79GC **Package** Power Watt Code 8Z

Part No. μA79GU1C

#### μA78G Equivalent Circuit



#### 79G Equivalent Circuit



#### μ**Α78G**, μ**Α78GC**

Electrical Characteristics 0°C  $\leq$  T_J  $\leq$  125°C for 78GC, C_{IN} = 0.33  $\mu$ F, C_{OUT} = 0.1  $\mu$ F and -55°C  $\leq$  T_J  $\leq$  150°C for 78G, V_{IN} = 10 V, I_{OUT} = 500 mA, Test Circuit 1,

unless otherwise specified.

Characteristic	Condition (Note 1	, 3)		Min	Тур	Max	Unit
Input Voltage Range	T _J = 25°C	T _J = 25°C				40	٧
Output Voltage Range	$V_{IN} = V_{OUT} + 5 V$			5.0		30	V
	$V_{OUT} + 3 V \leq V_{IN}$	$\leq$ V _{OUT} + 15 V,	T _J = 25°C			4.0	%(V _{OUT} )
Output Voltage Tolerance	$5 \text{ mA} \leq I_{OUT} \leq 1.0$ $P_D \leq 15 \text{ W, V}_{IN \text{ (m)}}$					5.0	%(V _{OUT} )
Line Regulation	$T_J = 25$ °C, $V_{OUT} = (V_{OUT} + 2.5 V) \le$		0 V)			1.0	%(V _{OUT} )
Line Regulation	$ T_{\text{J}} = 25^{\circ}\text{C}, V_{\text{OUT}} \ge 0 $ $ (V_{\text{OUT}} + 3 \text{ V}) \le V_{\text{I}} $ $ (V_{\text{OUT}} + 3 \text{ V}) \le V_{\text{I}} $	$N \leq (V_{OUT} + 15)$				0.75 0.67	%(V _{OUT} )
Load Regulation		$T_J = 25^{\circ}C$ $250 \text{ mA} \le I_{OUT} \le 750 \text{ mA}$ $5 \text{ mA} \le I_{OUT} \le 1.5 \text{ A}$				1.0 2.0	%(V _{OUT} )
Control Pin Current	T _J = 25°C				1.0	5.0	μΑ
Control Pill Current						8.0	μΑ
Quiescent Current	T _J = 25°C				3.2	5.0	mA
Quiescent Current						6.0	mA
Dinale Dejection	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 18 \text{ V}$	f = 120 Hz	μA78G	68	78		dB
Ripple Rejection	$V_{OUT} = 5 V$ $\mu A78GC$			62	78		dB
Output Noise Voltage	T _J = 25°C, 10 Hz	< f < 100 kHz, V	OUT = 5 V,		8	40	μV/V _{OUT}
Drangut Valtage	(1)-1- (1)		μ <b>A</b> 78G		2	2.5	V
Dropout Voltage	(Note 2)		μA78GC			2.5	V
Short Circuit Current	T _J = 25°C, V _{IN} = 30 V				.750	1.2	Α
Peak Output Current	T _J = 25°C	T _J = 25°C			2.2	3.3	Α
Average Temperature	V _{OUT} = 5 V,	$V_{OUT} = 5 \text{ V}, \qquad T_{J} = -55^{\circ}\text{C to } +25^{\circ}\text{C}$				.4	mV/°C/
Coefficient of Output Voltage	I _{OUT} = 5 mA	T _J = +25°C to	+150°C			.3	Vout
Control Pin Voltage	T _J = 25°C			4.8	5.0	5.2	V
(Reference)				4.75		5.25	V

#### Notes

- 1.  $V_{OUT}$  is defined for the 78GC as  $V_{OUT} = \frac{R1 + R2}{R2}$  (5.0); The 79GC as  $V_{OUT} = \frac{R1 + R2}{R2}$  (-2.23)
- Dropout Voltage is defined as that input-output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_w ≤ 10 ms, duty cycle ≤ 5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

#### μΑ79G, μΑ79GC Electrical Characteristics

0°C  $\leq$  TJ  $\leq$  125°C for 79GC and -55°C  $\leq$  TJ  $\leq$  150°C for 79G, VIN = -10 V, IOUT = 500 mA, CIN = 2  $\mu$ F, COUT = 1  $\mu$ F, Test Circuit 2 and Note 3 unless otherwise specified.

Characteristic	Condition (Note 1	)		Min	Тур	Max	Unit
Input Voltage Range	T _J = 25°C	T _J = 25°C				-7.0	٧
Nominal Output Voltage Range	V _{IN} = V _{OUT} - 5 V			-30		-2.23	٧
	V _{OUT} -15 V ≤ V _{IN}		T _J = 25°C			4.0	%(V _{OUT} )
Output Voltage Tolerance	$5 \text{ mA} \leq I_{OUT} \leq 1.9$ $P_D \leq 15 \text{ W, V}_{IN \text{ (m)}}$					5.0	%(V _{OUT} )
Line Degulation	$T_J = 25$ °C, $V_{OUT} \ge 0$ $(V_{OUT} - 20 V) \le 0$		5 V)			1.0	%(V _{OUT} )
Line Regulation	$(V_{OUT} - 15 V) \leq V$	$T_J = 25^{\circ}C$ , $V_{OUT} \le -10 \text{ V}$ $(V_{OUT} - 15 \text{ V}) \le V_{IN} \le (V_{OUT} - 3 \text{ V})$ $(V_{OUT} - 7 \text{ V}) \le V_{IN} \le (V_{OUT} - 3 \text{ V})$				0.75 0.67	%(V _{OUT} )
Load Regulation	$T_J = 25$ °C $250 \text{ mA} \le I_{OUT} \le 750 \text{ mA}$ $V_{IN} = V_{OUT} - 5 \text{ V}$ $5 \text{ mA} \le I_{OUT} \le 1.5 \text{ A}$					1.0 2.0	%(V _{OUT} )
Control Pin Current	T _J = 25°C				0.4	2.0	μΑ
Control Pill Current						3.0	μΑ
Quiescent Current	T _J = 25°C				0.5	1.5	mA
Quiescent Current		,				2.0	mA
Ripple Rejection	$-18 \text{ V} \leq \text{V}_{\text{IN}} \leq -$	8 V, 🗵	μA79G	50	60		dB
nippie nejection	$V_{OUT} = -5 V, f =$	120 Hz	μA79GC	50	60		dB
Output Noise Voltage	T _J = 25°C, 10 Hz : I _{OUT} = 5 mA	≤ f ≤ 100 kHz, V ₍	OUT = −5 V,		25	80	μV/V _{OUT}
December Vallage	(1)		μA79G		1.1	2.3	٧
Dropout Voltage	(Note 2)	(Note 2)				2.3	V
Short Circuit Current	T _J = 25°C, V _{IN} =	-30 V			0.25	1.2	Α
Peak Output Current	T _J = 25°C			1.3	2.1	3.3	Α
Average Temperature	$V_{OUT} = -5 V$ ,	$V_{OUT} = -5 \text{ V}, \qquad T_{J} = -55^{\circ}\text{C to } +25$				0.3	mV/°C/
Coefficient of Output Voltage	$I_{OUT} = 5 \text{ mA}$ $T_{J} = +25 ^{\circ}\text{C to } +150 ^{\circ}\text{C}$		+150°C			0.3	Vout
Control Pin Voltage	T _J = 25°C			-2.32	-2.23	-2.14	٧
(Reference)				-2.35		-2.11	٧

#### Notes


- 1.  $V_{OUT}$  is defined for the 78GC as  $V_{OUT} = \frac{R1 + R2}{R2}$  (5.0); The 79GC as  $V_{OUT} = \frac{R1 + R2}{R2}$  (-2.23).
- Dropout voltage is defined as that input-output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- 3. The convention for negative regulators is the algebraic value, thus -15 is less than -10 V.
- 4. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques (t_W  $\leq$  10 ms, duty cycle  $\leq$  5%).

Output voltage changes due to changes in internal temperature must be taken into account separately.


#### 9

#### Typical Performance Curves for $\mu$ A78G


#### Peak Output Current vs Input-Output Differential Voltage




#### Quiescent Current vs Input Voltage




**Control Current vs Temperature** 




Differential Control Voltage vs Input Voltage




Differential Control Voltage vs Output Current




Ripple Rejection vs Output Voltage




Dropout Voltage vs Junction Temperature



Ripple Rejection vs Frequency




**Load Transient Response** 




### Typical Performance Curves for $\mu$ A78G (Cont.)

#### Typical Performance Curves for $\mu$ A79G


**Line Transient Response** 



Peak Output Current vs Input-Output Differential Voltage




Quiescent Current vs Input Voltage




#### Typical Performance Curves for $\mu$ A79G (Cont.)


**Control Current vs Temperature** 




Differential Control Voltage vs Input Voltage




Differential Control Voltage vs Output Current




Ripple Rejection vs Output Voltage



Dropout Voltage vs Junction Temperature




#### Ripple Rejection vs Frequency




#### ?

#### Typical Performance Curves for $\mu$ A79G (Cont.)

#### **Load Transient Response**




#### **Line Transient Response**



#### **Test Circuits**


#### μA78G Test Circuit 1



$$V_{OUT} = \left(\frac{R1 + R2}{R2}\right) V_{CONTROL}$$

$$V_{CONTROL} \text{ Nominal } = 5 \text{ V}$$

#### μA79G Test Circuit 2



$$V_{OUT} = \left(\frac{R1 + R2}{R2}\right) V_{CONTROL}$$
 $V_{CONTROL}$  Nominal = -2.23 V
Recommended R2 current  $\approx 1$  mA
 $\therefore R2 = 5 \text{ k}\Omega (78/G)$ 

1. R2 = 5 kΩ (78/G) R2 = 2.2 kΩ (79/G)

#### **Design Considerations**

The 78G and 79G adjustable voltage regulators have an output voltage which varies from V_{CONTROL} to typically

$$V_{IN} - 2 V$$
 by  $V_{OUT} = V_{CONTROL} \frac{(R1 + R2)}{R2}$ 

The nominal reference in the 78G is 5.0 V and 79G is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make R2 = 5 k $\Omega$  in the 78G. The output voltage is then:  $V_{OUT} = (R1 + R2)$  V, where R1 and R2 are in k $\Omega$ s.

Example: If R2 = 5 k $\Omega$  and R1 = 10 k $\Omega$  then V_{OUT} = 15 V nominal, for the 78G R2 = 2.2 k $\Omega$  and R1 = 12.8 k $\Omega$  then V_{OUT} = -15.2 nominal, for the 79G

By proper wiring of the feedback resistors, load regulation of the device can be improved significantly.

Both 78G and 79G regulators have thermal-overload protection from excessive power, internal short-circuit protection which limits each circuit's maximum current, and output transistor safe-area protection for reducing the output current as the voltage across each pass transistor is increased.

#### **Design Considerations (Cont.)**

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

	Typ °C/W	Max °C/W	Typ °C/W	Max °C/W
Package	$\theta$ JC	$\theta$ JC	$\theta_{\sf JA}$	$\theta_{\sf JA}$
Power Watt	7.5	11	75	80
TO-3	4.0	6	44	47

$$P_{D \text{ (max)}} = \frac{T_{J \text{ (max)}} - T_{A}}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J \text{ (max)}} - T_{A}}{\theta_{JA}}$$
(Without a heat sink)

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J: 
$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$
 or  $T_A + P_D \theta_{JA}$  (Without heat sink)

Where  $T_J = Junction Temperature$   $T_A = Ambient Temperature$ 

P_D = Power Dissipation

 $\theta_{JA}$  = Junction to ambient thermal resistance


 $\theta_{\rm JC}$  = Junction to case thermal resistance

 $\theta_{CA}$  = Case to ambient thermal resistance


 $\theta_{CS}$  = Case to heat sink resistance

 $\theta_{SA}$  = Heat sink to ambient thermal resistance

μA78G and μA79G Power Tab (U1) Package **Worst Case Power Dissipation** vs Ambient Temperature




μA78G and μA79G TO-3 Package **Worst Case Power Dissipation vs Ambient Temperature Test Circuit** 




#### Typical Applications For µA78G Bypassing of the input and output (0.33 $\mu$ F and 0.1 $\mu$ F, respectively) is necessary.

#### **Basic Positive Regulator**




#### Positive 5 to 30 V Adjustable Regulator




#### Typical Applications for $\mu$ A78G (Cont.)

### Positive 5 V to 30 V Adjustable Regulator $I_{\mbox{\scriptsize OUT}} >$ 5.0 A




External series pass device is not short circuit protected.

### Positive High-Current Short-Circuit Protected Regulator




### ± 10 V, 1.0 A Dual Tracking Regulator



If load is not ground referenced, connect reverse biased diodes from outputs to ground.

### Positive High-Current Short-Circuit Protected Regulator





A Schlumberger Company

### μΑ78MG • μΑ79MG 4-Terminal Adjustable **Voltage Regulators**

**Linear Products** 

#### Description


The  $\mu$ A78MG and  $\mu$ A79MG are 4-Terminal Adjustable Voltage Regulators. They are designed to deliver continuous load currents of up to 500 mA with a maximum input voltage of 40 V for the positive regulator 78MG and -40 V for the negative regulator 79MG. Output current capability can be increased to greater than 10 A through use of one or more external transistors. The output voltage range of the 78MG positive voltage regulator is 5 V to 30 V and the output voltage range of the negative 79MG is -30 to -2.2 V. For systems requiring both a positive and negative. the 78MG and 79MG are excellent for use as a dual tracking regulator. These 4-terminal voltage regulators are constructed using the Fairchild Planar process.

- OUTPUT CURRENT IN EXCESS OF 0.5 A
- $\mu$ A78MG POSITIVE OUTPUT VOLTAGE 5 to 30 V
- μA79MG NEGATIVE OUTPUT VOLTAGE -30 V TO -2.2 V
- **INTERNAL THERMAL OVERLOAD PROTECTION**
- **INTERNAL SHORT CIRCUIT CURRENT PROTECTION**
- OUTPUT TRANSISTOR SAFE-AREA PROTECTION

#### **Absolute Maximum Ratings**

Input Voltage µA78MGC 40 V μA79MGC -40 V Control Pin Voltage μA78MGC  $0 \le V \le V_{OUT}$ μA79MGC  $-V_{OUT} \le -V \le 0$ **Power Dissipation** Internally Limited Operating Junction Temperature 0°C to 125°C -55°C to +150°C Storage Temperature Range Pin Temperature 230°C (Soldering, 10 s)

#### **Connection Diagram** μA78MG Power Watt




(Side View)

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.

#### **Order Information**

Type Package Code Part No. μA78MGC Molded Power Pack 8Z µA78MGU1C

#### Connection Diagram μA79MG Power Watt




(Side View)

Heat sink tabs connected to input through device substrate. Not recommended for direct electrical connection.


#### Order Information

**Package** Code Part No. Type Molded Power Pack 8Z μA79MGU1C μA79MG

#### 78MG Equivalent Circuit



#### 79MG Equivalent Circuit



### μA78MGC

Electrical Characteristics  $0^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}$  for  $\mu\text{A78MGC}$ ,  $V_{\text{IN}} = 10 \text{ V}$ ,  $I_{\text{OUT}} = 350 \text{ mA}$ ,  $C_{\text{IN}} = 0.33 \mu\text{F}$ ,  $C_{OUT} = 0.1 \mu F$ , Test Circuit 1, unless otherwise specified.

Characteristic	Condition (1 and	3)		Min	Тур	Max	Unit	
Input Voltage Range	T _J = 25°C			7.5		40	V	
Output Voltage Range	V _{IN} = V _{OUT} + 5 V			5.0		30	V	
	V _{OUT} + 3 V ≤ V _{IN}		T _J = 25°C			4.0	%(V _{OUT} )	
Output Voltage Tolerance	$5 \text{ mA} \leq I_{OUT} \leq 3$ $P_D \leq 5 \text{ W, V}_{INMax}$					5.0	%(V _{ОUТ} )	
Line Regulation	$T_J = 25^{\circ}\text{C}$ , $I_{OUT} = 200 \text{ mA}$ , $V_{OUT} \leq 10 \text{ V}$ $(V_{OUT} + 2.5 \text{ V}) \leq V_{IN} \leq (V_{OUT} + 20 \text{ V})$ $T_J = 25^{\circ}\text{C}$ , $I_{OUT} = 200 \text{ mA}$ , $V_{OUT} \geq 10 \text{ V}$ $(V_{OUT} + 3 \text{ V}) \leq V_{IN} \leq (V_{OUT} + 15 \text{ V})$ $(V_{OUT} + 3 \text{ V}) \leq V_{IN} \leq (V_{OUT} + 7 \text{ V})$					1.0 0.75 0.67	%(V _{ОUТ} ) %(V _{ОUТ} ) %(V _{ОUТ} )	
Load Regulation	$T_J = 25$ °C 5 mA $\leq I_{OUT} \leq 5$					1.0	%(V _{OUT} )	
Control Pin Current	T _J = 25°C				1.0	5.0	μΑ	
Control Fill Current						8.0	μΑ	
Quiescent Current	T _J = 25°C	T _J = 25°C			2.8	5.0	mA	
Quiescent Current						6.0	mA	
	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 18 \text{ V}$	I _{OUT} = 300 mA,	T _J = 25°C	62	80		dB	
Ripple Rejection	V _{OUT} = 5 V, f = 120 Hz	I _{OUT} = 100 mA		62			dB	
Output Noise Voltage	10 Hz ≤ f ≤ 100	kHz, V _{OUT} = 5 V			8	40	μV/V _{OUT}	
Dropout Voltage	(Note 2)	μA78MGHM			2	2.5	v	
		μA78MG (HC an	d C)			2.5	7	
Short-Circuit Current	$V_{IN} = 35 \text{ V, T}_{J} = 2$	25°C				600	mA	
Peak Output Current	T _J = 25°C			0.4	0.8	1.4	Α	
Average Temperature	V _{OUT} = 5 V	= 5 V T _J = -55°C to H				0.4	mV/°C/	
Coefficient of Output Voltage	I _{OUT} = 5 mA	$T_J = +25$ °C to	+150°C			0.3	V _{OUT}	
Control Pin Voltage	T _J = 25°C			4.8	5.0	5.2	V	
(Reference)				4.75		5.25	V	

#### Notes

- 1. V_{OUT} is defined for the 78MGC as V_{OUT} =  $\frac{R1 + R2}{R2}$  (5 0). The 79MGC as V_{OUT} =  $\frac{R1 + R2}{R2}$  (-2.23).
- 2 Dropout voltage is defined as that input-output voltage differential which causes the output voltage to decrease by 5% of its initial value.
- 3. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_{\rm W} \leq$  10 ms, duty cycle  $\leq$  5%). Output voltage changes due to changes in internal temperature must be taken into account separately.

#### μA79MGC

Electrical Characteristics 0°C  $\leq$  T_J  $\leq$  125°C for  $\mu$ A79MGC, V_{IN} = -10 V, I_{OUT} = 350 mA, C_{IN} =  $2.0~\mu$ F, C_{OUT} = 1.0  $\mu$ F, Test Circuit 2, unless otherwise specified.


Characteristic	Condition (1, 2, and	1 3)		Min	Тур	Max	Unit	
Input Voltage Range	T _J = 25°C			-40		-7.0	V	
Output Voltage Range	$V_{IN} = V_{OUT} - 5 V$			-30		-2.23	٧	
	$V_{OUT} - 15 V \le V_{IN}$		T _J = 25°C			4.0	%(V _{OUT} )	
Output Voltage Tolerance		$I_{D} = I_{OUT} \le 350 \text{ mA}$ $I_{D} \le 5 \text{ W, V}_{INMax} = -38 \text{ V}$				5.0	%(V _{OUT} )	
Line Regulation	$ \begin{aligned} &T_{J} = 25^{\circ}\text{C}, \  _{OUT} = 200 \ \text{mA}, \  _{VOUT} \geq -10 \ \text{V} \\ &(V_{OUT} - 20 \ \text{V}) \leq V_{\text{IN}} \leq (V_{OUT} - 2.5 \ \text{V}) \\ &T_{J} = 25^{\circ}\text{C}, \  _{OUT} = 200 \ \text{mA}, \  _{VOUT} \leq -10 \ \text{V} \\ &(V_{OUT} - 15 \ \text{V}) \leq V_{\text{IN}} \leq (V_{OUT} - 3 \ \text{V}) \\ &(V_{OUT} - 7 \ \text{V}) \leq V_{\text{IN}} \leq (V_{OUT} - 3 \ \text{V}) \end{aligned} $					1.0 0.75 0.67	%(V _{OUT} ) %(V _{OUT} ) %(V _{OUT} )	
Load Regulation	$V_{IN} = V_{OUT} - 7 V, 5$ $T_{J} = 25$ °C	$I_{\text{IN}}$ = V _{OUT} $-$ 7 V, 5 mA $\leq$ I _{OUT} $\leq$ 500 mA $_{\text{J}}$ = 25°C				1.0	%(V _{OUT} )	
Control Pin Current	T _J = 25°C					3.0	μΑ	
Control Fill Current						2.0	μΑ	
Quiescent Current	T _J = 25°C				0.5	1.5	mA	
Quiescent Guirent						2.5	mA	
	$-18 \text{ V} \leq \text{V}_{\text{IN}} \leq -8 \text{ V}$	T _J = 25°C, l _{Ol}	JT = 300 mA	54	65		dB	
Ripple Rejection	V _{OUT} = -5 V, f = 120 Hz	I _{OUT} = 100 mA		50			dB	
Output Noise Voltage	10 Hz ≤ f ≤ 100 kF	Iz, V _{OUT} = -5 V	1		25	80	μV/V _{OUT}	
Dropout Voltage	(Note 2)	μΑ79МGНМ			1.1	2.3	v	
		μA79MG (HC a	nd C)			2.3		
Short-Circuit Current	$V_{IN} = -35 \text{ V}$					600	mA	
Peak Output Current				0.4	.65	1.4	mA	
Average Temperature	V _{OUT} = −5 V	$T_J = -55$ °C to	+25°C			0.3	mV/°C/	
Coefficient of Output Voltage	I _{OUT} = -5 mA	T _J = +25°C to	+150°C			0.3	Vout	
Control Pin Voltage	T _J = 25°C		· · · · · · · · · · · · · · · · · · ·	-2.32	-2.23	-2.14	V	
(Reference)				-2.35		-2.11	v	

#### Notes


- 1. The convention for negative regulators is the Algebraic value, thus -15 is less than  $-10~\rm{V}.$
- 2. All characteristics except noise voltage and ripple rejection ratio are measured using pulse techniques ( $t_{\rm W} \le$  10 ms, duty
- cycle  $\leq$  5%). Output voltage changes due to changes in internal temperature must be taken into account separately.
- 3 V_{OUT} is defined for the 79MGC as V_{OUT} =  $\frac{R1 + R2}{R2}$  (-2.23).

#### Typical Performance Curves For µA78MG


Peak Output Current as a Function of Input-Output Differential Voltage




Quiescent Current as a Function of Input Voltage




Control Current as a Function of Temperature




Differential Control Voltage as a Function of Input Voltage




Differential Control Voltage as a Function of Output Current




Ripple Rejection as a Function of Output Voltage




Dropout Voltage as a Function of Junction Temperature



Ripple Rejection as a Function of Frequency




**Load Transient Response** 




#### Performance Curves For µA78MG (Cont.)

#### Line Transient Response




#### Typical Performance Curves for µA79MG


## Peak Output Current as a Function of Input-Output Differential Voltage




### Quiescent Current as a Function of Input Voltage




### Control Current as a Function of Temperature




#### Differential Control Voltage as a Function of Input Voltage



#### Differential Control Voltage as a Function of Output Current




#### Ripple Rejection as a Function of Output Voltage




#### Performance Curves For µA79MG (Cont.)


# Dropout Voltage as a Function of Junction Temperature



### Ripple Rejection as a Function of Frequency





#### **Load Transient Response**



### $\mu$ A78MG and $\mu$ A79MG Power Watt (U1)

## Worst Case Power Dissipation Versus Line Transient Response Ambient Temperature





#### **Design Considerations**

The 78MG and 79MG variable voltage regulators have an output voltage which varies from V_{CONTROL} to

typically  $V_{IN} - 2 V$  by  $V_{OUT} = V_{CONTROL} \frac{(R1 + R2)}{R2}$ 

The nominal reference in the 78MG is 5.0 V and 79MG is -2.23 V. If we allow 1.0 mA to flow in the control string to eliminate bias current effects, we can make R2 = 5 k $\Omega$  in the 78MG. The output voltage is then:  $V_{OUT} = (R1 + R2)$  Volts, where R1 and R2 are in k $\Omega$ s.

Example: If R2 =  $5 \text{ k}\Omega$  and R1 =  $10 \text{ k}\Omega$  then VOUT = 15 V nominal, for the 78MG; R2 =  $2.2 \text{ k}\Omega$  and R1 =  $12.8 \text{ k}\Omega$  then VOUT = -15.2 V nominal, for the 79MG.

By proper wiring of the feedback resistors, load regulation of the devices can be improved significantly.

Both 78MG and 79MG regulators have thermal overload protection from excessive power, internal short circuit protection which limits each circuit's maximum current, and output transistor safe area protection for reducing the output current as the voltage across each pass transistor is increased.

Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typical $\theta_{ m JC}$	$oldsymbol{Max}_{JC}$	Typical $ heta_{\sf JA}$	Max $ heta_{\sf JA}$	
Power Watt	8.0	12.0	70	75	

$$\mathsf{P}_{\mathsf{D}(\mathsf{Max})} = \frac{\mathsf{T}_{\mathsf{J}(\mathsf{Max})} - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JC}} + \theta_{\mathsf{CA}}} \text{ or } \frac{\mathsf{T}_{\mathsf{J}} \, (\mathsf{Max}) - \mathsf{T}_{\mathsf{A}}}{\theta_{\mathsf{JA}}}$$

(Without a heat sink)  $\theta_{CA} = \theta_{CS} + \theta_{SA}$ 

Solving for T_J:  $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$  or  $T_A + P_D \theta_{JA}$  (Without heat sink)

Where  $T_J = Junction Temperature$ 

T_A = Ambient Temperature

PD = Power Dissipation

 $\theta_{\rm JC}$  = Junction-to-case thermal resistance

 $\theta_{CA}$  = Case-to-ambient thermal resistance

 $\theta_{CS}$  = Case-to-lead sink thermal resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal

resistance


 $\theta_{\rm JA}$  = Junction-to-ambient thermal resistance

#### Typical Applications for µA78MG

Bypass capacitors are recommended for stable operation of the  $\mu$ A78MG over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.


The bypass capacitors, (0.33  $\mu F$  on the input, 0.1  $\mu F$  on the output) should be ceramic or solid tantalum which have good high frequency characteristics. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

#### **Basic Positive Regulator**




$$V_{OUT} = V_{CONT} \left( \frac{R1 + R2}{R2} \right)$$

#### Positive 5 to 30 V Adjustable Regulator




### Positive 5 to 30 V Adjustable Regulator $I_{OUT} > 1.5A$



$$R1 = \frac{\beta V_{BE(Q1)}}{I_{R(Max)}(\beta) - I_{(OUT)}}$$


#### ± 10 V, 500 mA Dual Tracking Regulator



#### Note

External series pass device is not short circuit protected.


### Positive High-Current Short-Circuit Protected Regulator



$$R1 = \frac{\beta V_{BE(Q1)}}{V_{R(Max)}(\beta + 1)^{-1}OUT(Max)}$$


If load is not ground referenced, connect reverse biased diodes from outputs to ground.

#### **Output Waveform**




#### **Positive High-Current Voltage Regulator**

#### External Series Pass (a)



#### Short-Circuit Limit (b)




#### Typical Applications for 79MG

Bypass capacitors are recommended for stable operation of the  $\mu$ A79MG over the input voltage and output current ranges. Output bypass capacitors will improve the transient response of the regulator.


The bypass capacitors, (2  $\mu$ F on the input, 1  $\mu$ F on the output) should be ceramic or solid tantalum which have good high frequency characteristics. If aluminum electrolytics are used, their values should be 10  $\mu$ F or larger. The bypass capacitors should be mounted with the shortest leads, and if possible, directly across the regulator terminals.

### Negative High-Current Short-Circuit Protected Regulator




$$R1 = \frac{\beta V_{BE(Q1)}}{I_{R(Max)} (\beta)^{-I_{OUT(Max)}}}$$

#### **Basic Negative Regulator**




$$V_{OUT} = -V_{CONT} \left( \frac{R1 + R2}{R2} \right)$$


#### -30 V to -2.2 V Adjustable Regulator



### Negative High-Current Voltage Regulator External Series Pass




#### 78MG Test Circuit 1



$$V_{OUT} = \left(\frac{R1 + R2}{R2}\right) V_{CONTROL}$$

V_{CONTROL} Nominally = 5 V

#### 79MG Test Circuit 2



$$V_{OUT} = \left(\frac{R1 + R2}{R2}\right) V_{CONTROL}$$

V_{CONTROL} Nominally = −2.23 V

Recommended R2 current  $\approx$  1 mA

∴R2 = 5 k $\Omega$  (78MG)

 $R2 = 2.2 \text{ k}\Omega \text{ (79MG)}$ 



A Schlumberger Company

# μΑ723 Precision Voltage Regulator

**Linear Products** 

#### **Description**

The µA723 is a Monolithic Voltage Regulator constructed using the Fairchild Planar epitaxial process. The device consists of a temperaturecompensated reference amplifier, error amplifier, power-series pass transistor and current-limit circuitry. Additional NPN or PNP pass elements may be used when output currents exceeding 150 mA are required. Provisions are made for adjustable current limiting and remote shutdown. In addition to the above. the device features low standby current drain, low temperature drift and high ripple rejection. The µA723 is intended for use with positive or negative supplies as a series, shunt, switching or floating regulator. Applications include laboratory power supplies, isolation regulators for low level data amplifiers, logic card regulators, small instrument power supplies, airborne systems and other power supplies for digital and linear circuits.


- POSITIVE OR NEGATIVE SUPPLY OPERATION
- SERIES, SHUNT, SWITCHING OR FLOATING OPERATION
- 0.01% LINE AND LOAD REGULATION
- OUTPUT VOLTAGE ADJUSTABLE FROM 2 TO 37 V
- OUTPUT CURRENT TO 150 mA WITHOUT EXTERNAL PASS TRANSISTOR

#### **Absolute Maximum Ratings**

Absolute maximum natings	
Pulse Voltage from V+ to V-,	
(50 ms) (μA723)	50 V
Continuous Voltage from	
V+ to V-	40 V
Input/Output Voltage	
Differential	40 V
Differential Input Voltage	±5 V
Voltage Between Non-Inverting	
Input and V-	+8 V
Current from VZ	25 mA
Current from VREF	15 mA
Internal Power Dissipation	
(Note)	
Metal	800 mW
DIP	1000 mW
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
Military (μΑ723)	-55°C to +125°C
Commercial (µA723C)	0°C to +70°C
Pin Temperature (Soldering)	
Metal. Ceramic DIP (60 s)	300°C

260°C

### Connection Diagram 10-Pin Metal



(Top View)


Pin 5 connected to case.

#### Order Information

Туре	Package	Code
μΑ723	Metal	5X
"A723C	Metal	5Y

Part No. μΑ723HM μΑ723HC

### Connection Diagram 14-Pin DIP




#### **Order Information**

Туре	Package	Code	Part No.
μΑ723	Ceramic DIP	6B	μA723DM
μA723C	Ceramic DIP	6B	μA723DC
μA723C	Molded DIP	9B	μA723PC


Notes on following pages.

Molded DIP (10 s)

#### **Block Diagram**



#### **Equivalent Circuit**



#### Note

 Rating applies to ambient temperatures up to 25°C. Above 25°C ambient derate based on the following thermal resistance values:

	- 1		
	•Тур	Max	
TO-5	150	190	
Moided DIP	80	90	
Ceramic DIP	95	105	

### $\mu$ A723 Electrical Characteristic

 $T_A=25^{\circ}C$ ,  $V_{IN}=V+=V_C=12~V$ , V-=0,  $V_{OUT}=5~V$ ,  $I_L=1~mA$ ,  $R_{SC}=0$ , C1=100~pF,  $C_{REF}=0$ , unless otherwise specified. Divider impedance as seen by error amplifier  $\leq 10~k\Omega$  connected shown in *Figure 1*. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.

Characteristic	Condition	Min	Тур	Max	Unit
	V _{IN} = 12 V to V _{IN} = 15 V		0.01	0.1	%Vo
Line Regulation	V _{IN} = 12 V to V _{IN} = 40 V		0.02	0.2	%Vo
	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}, \text{V}_{\text{IN}} = 12 \text{ V to V}_{\text{IN}} = 15 \text{ V}$			0.3	%Vo
Load Regulation	I _L = 1 mA to I _L = 50 mA		0.03	0.15	%Vo
Load Regulation	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$ , $\text{I}_{\text{L}} = 1 \text{ mA to I}_{\text{L}} = 50 \text{ mA}$			0.6	%Vo
Ripple Rejection	f = 50 Hz to 10 kHz		74		dB
	$f = 50$ Hz to 10 kHz, $C_{REF} = 5 \mu F$		86		dB
Average Temperature Coefficient of Output Voltage	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}\text{C}$		0.002	0.015	%/°C
Short Circuit Current Limit	$R_{SC} = 10 \Omega$ , $V_O = 0$		65		mA
Reference Voltage	I _{REF} = 0.1 mA	6.95	7.15	7.35	V
Reference Voltage Change With Load	I _{REF} = 0.1 mA to 5 mA			20	mV
Output Noise Voltage	BW = 100 Hz to 10 kHz, C _{REF} = 0		20		$\mu V_{rms}$
Output Noise Voltage	BW = 100 Hz to 10 kHz, $C_{REF}$ = 5 $\mu F$		2.5		$\mu V_{rms}$
Long Term Stability			0.1	ŀ	%/1000 hrs
Standby Current Drain	$I_L = 0$ , $V_{IN} = 30 \text{ V}$		2.3	3.5	mA
Input Voltage Range		9.5		40	٧
Output Voltage Range		2.0		37	V
Input/Output Voltage Differential		3.0		38	v


### μΑ723C

Electrical Characteristic  $T_A = 25$ °C,  $V_{IN} = V + = V_C = 12$  V,  $V_C = 0$ ,  $V_{OUT} = 5$  V,  $I_C = 1$  mA,  $R_{SC} = 0$ ,  $C_C = 100$  pF,  $C_{REF} = 0$ , unless otherwise specified. Divider impedance as seen by error amplifier  $\leq 10$  kΩ connected as shown in Figure 1. Line and load regulation specifications are given for the condition of constant chip temperature. Temperature drifts must be taken into account separately for high dissipation conditions.


Characteristic	Condition	Min	Тур	Max	Unit
	V _{IN} = 12 V to V _{IN} = 15 V		0.01	0.1	%Vo
Line Regulation	V _{IN} = 12 V to V _{IN} = 40 V		0.1	0.5	%Vo
	$0^{\circ}\text{C} \le \text{T}_{\text{A}} \le 70^{\circ}\text{C}$ , $\text{V}_{\text{IN}} = 12 \text{ V to V}_{\text{IN}} = 15 \text{ V}$			0.3	%Vo
Load Degulation	I _L = 1 mA to I _L = 50 mA		0.03	0.2	%Vo
Load Regulation	$0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ , $\text{I}_{\text{L}} = 1$ mA to $\text{I}_{\text{L}} = 50$ mA			0.6	%Vo
Ripple Rejection	f = 50 Hz to 10 kHz		74		dB
rippie rejection	f = 50 Hz to 10 kHz, C _{REF} = 5 μF		86		dB
Average Temperature Coefficient of Output Voltage	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$		0.003	0.015	%/°C
Short Circuit Current Limit	$R_{SC} = 10 \Omega$ , $V_O = 0$		65		mA
Reference Voltage	IREF = 0.1 mA	6.80	7.15	7.50	٧
Reference Voltage Change With Load	I _{REF} = 0.1 mA to 5 mA			20	mV
Output Noise Voltage	BW = 100 Hz to 10 kHz, C _{REF} = 0		20		$\mu V_{rms}$
Output Noise Voltage	BW = 100 Hz to 10 kHz, $C_{REF} = 5 \mu F$		2.5		$\mu V_{rms}$
Long Term Stability			0.1		% / 1000 hrs
Standby Current Drain	I _L = 0, V _{IN} = 30 V		2.3	4.0	mA
Input Voltage Range		9.5		40	V
Output Voltage Range		2.0		37	V
Input/Output Voltage Differential		3.0		38	v

#### Typical Performance Curves for $\mu$ A723 and $\mu$ A723C


Line Regulation as a Function of Input/Output Voltage Differential




Current Limiting
Characteristics as a
Function of
Junction Temperature




#### **Load Transient Response**




Load Regulation as a Function of Input/Output Voltage Differential



Line Transient Response




Output Impedance as a Function of Frequency




Typical Performance Curves for  $\mu$ A723


Maximum Load Current as a Function of Input-Output Voltage Differential



Load Regulation Characteristics




Load Regulation Characteristics With Current Limiting




#### Typical Performance Curves (Cont.)


### Load Regulation Characteristics With Current Limiting



**Current Limiting Characteristics** 




Standby Current Drain as a Function of Input Voltage




#### Typical Performance Curves for $\mu$ A723C


## Maximum Load Current as a Function of Input/Output Voltage Differential




### Load Regulation Characteristics Without Current Limiting




#### **Current Limiting Characteristics**




## Maximum Load Current as a Function of Input/Output Voltage Differential



### Load Regulation Characteristics With Current Limiting




## Standby Current Drain as a Function of Input Voltage



#### **Typical Applications**


Fig. 1 Basic Low Voltage Regulator (VOLT = 2 to 7 V)



Typical Performance
Regulated Output Voltage 5 V
Line Regulation ( $\Delta V_{|N} = 3 \text{ V}$ ) 0.5 mV
Load Regulation ( $\Delta I_{|L} = 50 \text{ mA}$ ) 1.5 mV

Note  $R_3 = \frac{R_1 R_2}{R_1 + R_2}$  for minimum temperature drift.


Fig. 3 Negative Voltage Regulator



Typical Performance
Regulated Output Voltage -15 VLine Regulation ( $\Delta V_{\text{IN}} = 3 \text{ V}$ ) 1 mV
Load Regulation ( $\Delta I_{\text{L}} = 100 \text{ mA}$ ) 2 mV

Note 4

### Fig. 2 Basic High Voltage Regulator (VOLT = 7 to 37 V)




Typical Performance Regulated Output Voltage 15 V Line Regulation ( $\Delta V_{IN} = 3$  V) 1.5 mV Load Regulation ( $\Delta I_{L} = 50$  mA) 4.5 mV

Note  $R_3 = \frac{R_1 \, R_2}{R_1 + R_2} \text{ for minimum temperature drift.}$ 

R3 may be eliminated for minimum component count.

### Fig. 4 Positive Voltage Regulator (External npn Pass Transistor)




Typical Performance
Regulated Output Voltage +15 VLine Regulation ( $\Delta V_{\text{IN}} = 3 \text{ V}$ ) 1.5 mV
Load Regulation ( $\Delta I_{\text{L}} = 1 \text{ A}$ ) 15 mV

#### Notes

- Figures in parentheses may be used if R1/R2 divider is placed on opposite side of error amp.
- 2. Replace R1/R2 in figures with divider shown in Figure 8.
- 3. V+ must be connected to a +3 V or greater supply.
- 4. For metal can applications where  $V_Z$  is required, an external 6.2 V zener diode should be connected in series with  $V_{OUT}$


#### Typical Applications (Cont.)

### Fig. 5 Positive Voltage Regulator (External pnp Pass Transistor)



Typical Performance
Regulated Output Voltage +5 VLine Regulation ( $\Delta V_{\text{IN}} = 3 \text{ V}$ ) 0.5 mV
Load Regulation ( $\Delta I_{\text{L}} = 1 \text{ A}$ ) 5 mV

Fig. 7 Remote Shutdown Regulator with Current Limiting



#### Notes

Current limit transistor may be used for shutdown if current limiting is not required. Add if  $V_{OLIT} > 10 \text{ V}$ 

Typical Performance Regulated Output Voltage +5 V Line Regulation ( $\Delta V_{\text{IN}} = 3 \text{ V}$ ) 0.5 mV Load Regulation ( $\Delta I_{\text{L}} = 50 \text{ mA}$ ) 1.5 mV

Fig. 6 Foldback Current Limiting





Fig. 8 Output Voltage Adjust





A Schlumberger Company

### μΑ105 • μΑ305 μΑ305Α • μΑ376 Voltage Regulators

**Linear Products** 

#### Description

The 105/305/305A/376 are Monolithic Positive Voltage Regulators constructed using the Fairchild Planar epitaxial process. Applications for these devices include both linear and switching regulator circuits with output voltages greater than 4.5 V. These devices will not oscillate when confronted with varying resistive and reactive loads and will start reliably regardless of the load within the ratings of the circuit. They also feature fast response to both load and line transients. Used independently, the 105/305 will supply 12 mA, the 305A, 45 mA and 376, 25 mA. The 105 is specified for the military temperature range (-55°C to +125°C) and the 305/376/305A are specified for 0°C to +70°C operation. The 105/305/305A are in an 8-pin TO-5 package and the 376 is available in the space and cost saving DIP.

- **LOW STANDBY CURRENT DRAIN**
- ADJUSTABLE OUTPUT VOLTAGE FROM 4.5 TO 40 V
- HIGH OUTPUT CURRENTS EXCEEDING 10 A WITH EXTERNAL COMPONENTS
- LOAD REGULATION BETTER THAN 0.1%, FULL LOAD WITH CURRENT LIMITING
- DC LINE REGULATION GUARANTEED AT 0.03%/V
- RIPPLE REJECTION OF 0.01%/V

#### **Absolute Maximum Ratings**

Metal soldering (60 s) DIP Soldering (10 s)


Input Voltage	
μΑ105, μΑ305Α	50 V
μΑ305, μΑ376	40 V
Input/Output Voltage	
Differential	40 V
Internal Power Dissipation	
(Note 1)	
μΑ105, μΑ305,	500 mW
μΑ305Α, μΑ376	450 mW
Operating Temperature Range	
Military (μΑ105)	-55°C to +125°C
Commercial (µA305,	
μΑ305Α, μΑ376)	0°C to 70°C
Storage Temperature Range	
Metal	-65°C to +150°C
DIP	-55°C to +125°C
Pin Temperature	
Metal soldering (60 s)	300°C

#### Notes

 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.25 mW/°C for the metal can and 5.6 mW/°C for the mini Dip.

260°C

#### Connection Diagram 8-Pin Metal Package




(Top View)

#### Order Information

Type	Package	Code	Part No.
μA 105	Metal	5W	μA 105HM
μA305	Metal	5W	μA305HC
μA305A	Metal	5W	μA305AHC


#### Connection Diagram 8-Pin DIP



#### Order Information

Older IIII	// Illauvii		
Type	Package	Code	Part No.
μ <b>A</b> 376	Molded DIP	9T	μA376TC

#### **Equivalent Circuit**



Pin Connections Shown are for Metal Package

 $\mu$ A 105 Electrical Characteristics  $T_A = 25$  °C unless otherwise specified (Note 2)

Characteristic	Condition	Condition		Тур	Max	Unit
Input Voltage Range			8.5		50	V
Output Voltage Range			4.5		40	V
Output/Input Voltage Differential			3.0		30	v
		$R_{SC} = 10 \Omega$ , $T_A = 25$ °C		0.02	0.05	%
Load Regulation (Note 3)	0 ≤ I _L ≤ 12 mA	$R_{SC} = 10 \Omega, T_A = 125 ^{\circ}C$		0.03	0.1	%
		$R_{SC} = 10 \Omega$ , $T_A = -55$ °C		0.03	0.1	%
Line Regulation	$V_{IN} - V_O \le 5 V$	$V_{IN} - V_O \le 5 \text{ V}$		0.025	0.06	%/ <b>V</b>
Line Regulation	$V_{IN} - V_O > 5 V$			0.015	0.03	%/ <b>V</b>
Ripple Rejection	$C_{REF} = 10  \mu F$ , $f = 12$	0 Hz		0.003	0.01	%/ <b>V</b>
Temperature Stability (Note 5)	$-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}$	-55°C ≤ T _A ≤ 125°C		0.3	1.0	%
Feedback Sense Voltage			1.63	1.7	1.81	V
Output Noise Voltage	10 Hz ≤ f ≤ 10 kHz	C _{REF} = 0		0.005		%
Output Noise Voltage 10 Hz $\leq$ 1 $\leq$ 10 kHz		C _{REF} > 0.1 μF		0.002		%
Current Limit Sense Voltage (Note 4)	$R_{SC} = 10\Omega$ , $T_A = 25$ °C, $V_O = 0 V$		225	300	375	mV
Standby Current Drain	V _{IN} = 50 V			0.8	2.0	mA
Long Term Stability				0.1	1.0	%

#### Notes

- 2. These specifications apply for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of  $2 \, k\Omega$ , unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
- The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The
- improvement factor will be roughly equal to the composite current gain of the added transistors.
- 4. With no external pass transistor.
- Temperature Stability is defined as the percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

 $\mu$ A305 Electrical Characteristics  $T_A = 25$  °C unless otherwise specified (Note 2)

Characteristic	Condition	Condition		Тур	Max	Unit
Input Voltage Range			8.5		40	٧
Output Voltage Range			4.5		30	V
Output/Input Voltage Differential			3.0		30	v
		$R_{SC} = 10 \Omega$ , $T_A = 25$ °C		0.02	0:05	%
Load Regulation (Note 3)	$0 \le I_L \le 12 \text{ mA}$	$R_{SC} = 15 \Omega$ , $T_A = 70 ^{\circ}C$		0.03	0.1	%
		$R_{SC} = 10 \Omega, T_A = 0^{\circ}C$		0.03	0.1	%
Line Deculation	$V_{IN} - V_O \le 5 \text{ V}$	$V_{IN} - V_O \le 5 V$		0.025	0.06	%/ <b>V</b>
Line Regulation	$V_{IN} - V_O > 5 V$			0.015	0.03	%/ <b>V</b>
Ripple Rejection	$C_{REF} = 10  \mu F, f = 12$	$C_{REF} = 10 \ \mu F$ , $f = 120 \ Hz$		0.003	0.01	%/ <b>V</b>
Temperature Stability (Note 5)	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$	0°C ≤ T _A ≤ 70°C		0.3	1.0	%
Feedback Sense Voltage			1.63	1.7	1.81	٧
Output Noise Voltage	$10 \text{ Hz} \le \text{f} \le 10 \text{ kHz}$	C _{REF} = 0		0.005		%
Output Noise Voltage	TO HZ S T S TO KHZ	$C_{REF} > 0.1~\muF$		0.002		%
Current Limit Sense Voltage (Note 4)	$R_{SC} = 10 \Omega, T_A = 25^{\circ}C$ $V_O = 0 V$		225	300	375	mV
Standby Current Drain	V _{IN} = 40 V			0.8	2.0	mA
Long Term Stability				0.1	1.0	%

#### μΑ305Α

Electrical Characteristics  $T_A = 25$ °C unless otherwise specified (Note 2)

Characteristic	Condition		Min	Тур	Max	Unit
Input Voltage Range			8.5		50	V
Output Voltage Range			4.5		40	٧
Output/Input Voltage Differential			3.0		30	v
		$R_{SC} = 0 \Omega$ , $T_A = 25$ °C		0.02	0.2	%
Load Regulation	$0 \le I_L \le 45 \text{ mA}$	$R_{SC} = 0 \Omega$ , $T_A = 70$ °C		0.03	0.4	%
		$R_{SC} = 0 \Omega$ , $T_A = 0$ °C		0.03	0.4	%
Line Deculation	$V_{IN} - V_O \le 5 V$			0.025	0.06	%/ <b>V</b>
Line Regulation	$V_{IN} - V_O > 5 V$			0.015	0.03	%/ <b>V</b>
Ripple Rejection	$C_{REF} = 10  \mu F$ , f = 12	20 Hz		0.003		%/ <b>V</b>
Temperature Stability (Note 5)	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$			0.3	1.0	%
Feedback Sense Voltage			1.55	1.7	1.85	V
Output Noise Voltage	10 Hz ≤ f ≤ 10 kHz	C _{REF} = 0		0.005		%
Output Noise voitage	10 HZ S 1 S 10 KHZ	$C_{REF} > 0.1~\muF$		0.002		%
Current Limit Sense Voltage (Note 4)	$R_{SC} = 10 \Omega$ , $T_A = 25$ °C, $V_O = 0 V$		225	300	375	mV
Standby Current Drain	V _{IN} = 50 V			0.8	2.0	mA
Long Term Stability				0.1	1.0	%

Notes on following page.

### $\mu$ A376 Electrical Characteristics 0°C $\leq$ T_A $\leq$ 70°C


Characteristic	Condition		Min	Тур	Max	Unit
Input Voltage Range			9.0		40	V
Output Voltage Range			5.0		37	V
Output/Input Voltage Differential			3.0		30	v
Load Regulation		$R_{SC} = 0 \Omega$ , $T_A = 25$ °C			0.2	%
	0 ≤ I _L ≤ 25 mA	$R_{SC} = 0 \Omega$ , $T_A = 70$ °C			0.5	%
		$R_{SC} = 0 \Omega, T_A = 0^{\circ}C$			0.5	%
Line Regulation	T _A = 25°C				0.03	%/ <b>V</b>
Line Hogalation	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$	$0^{\circ}C \leq T_{A} \leq 70^{\circ}C$			0.1	%/ <b>V</b>
Ripple Rejection	f = 120 Hz, T _A = 2	5°C			0.1	%/ <b>V</b>
Standby Current Drain	V _{IN} = 30 V, T _A =25	5°C			2.5	mA
Reference Voltage			1.60	1.72	1.80	V
Current Limit Sense Voltage				360		mV

#### Notes


- 2. These specifications apply for input and output voltages within the ranges given, and for a divider impedance seen by the feedback terminal of  $2 \, k\Omega$ , unless otherwise specified. The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.
- The output currents given, as well as the load regulation, can be increased by the addition of external transistors. The
- improvement factor will be roughly equal to the composite current gain of the added transistors.
- 4 With no external pass transistor.
- 5 Temperature Stability is defined as the percentage change in output voltage for a thermal variation from room temperature to either temperature extreme.

### Typical Performance Curves for $\mu$ A 105/ $\mu$ A 305/ $\mu$ A 305A


#### **Load Regulation**



### **Current Limiting Characteristics**




### Short Circuit Current as a Function of Temperature




Performance Curves for μA 105/μA 305/μA 305 (Cont.)


**Current Limiting Characteristics** 




Current Limit Sense Voltage as a Function of Temperature




Optimum Divider Resistance Values




Minimum Input Voltage as a Function of Temperature




Supply Voltage Rejection as a Function of Input/Output Voltage Differential




Standby Current Drain as a Function of Input Voltage




**Regulator Dropout Voltage** 



Minimum Output Voltage as a Function of Temperature




**Transient Response** 




#### 9

#### Typical Performance Curves for $\mu$ A376


#### **Load Regulation**




**Current Limiting Characteristics** 




Standby Current Drain as a Function of Input Voltage  $T_{\Delta} = 25^{\circ}C$ 




### Current Limit Sense Voltage as a Function of Temperature




### Minimum Input Voltage as a Function of Temperature




#### **Transient Response**




#### **Regulator Dropout Voltage**




#### **Optimum Divider Resistance**



## Supply Voltages Rejection as a Function of Input/Output Voltage Differential



### Typical Applications Basic Positive Regulator With Current Limiting



$$V_{\mbox{OUT}} \approx 1.72 \; \frac{\mbox{R1} + \mbox{R2}}{\mbox{R2}} \; \mbox{V}$$

$$I_{SC} \approx \frac{v_{SENSE}}{r_{SC}}\, {}_{mA}$$

## FAIRCHILD

A Schlumberger Company

### μA117 • μA217 • μA317 3-Terminal Positive Adjustable Regulators

**Linear Products** 

#### **Description**

The  $\mu$ A117 is a 3-Terminal Adjustable Positive Voltage Regulator capable of supplying in excess of 1.5 A over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current-limiting, thermal-shutdown and safe-area compensation, making it essentially blow-out proof.

The  $\mu$ A117 series serves a wide variety of applications including local, on-card regulation. This device also makes an especially simple adjustable switching regulator, and a programmable output regulator; or by connecting a fixed resistor between the adjustment and output, the  $\mu$ A117 series can be used as a precision current regulator.

- OUTPUT CURRENT IN EXCESS OF 1.5 A IN TO-3 AND TO-220 PACKAGES
- OUTPUT ADJUSTABLE BETWEEN 1.2 V AND 37 V
- INTERNAL THERMAL-OVERLOAD PROTECTION
- INTERNAL SHORT-CIRCUIT CURRENT-LIMITING CONSTANT TEMPERATURE
- OUTPUT TRANSISTOR SAFE-AREA COMPENSATION
- FLOATING OPERATION FOR HIGH-VOLTAGE APPLICATIONS
- STANDARD 3-PIN TRANSISTOR PACKAGES
- AVAILABLE IN MILITARY TEMPERATURE RANGE

#### Absolute Maximum Ratings


TO-220 Package

(Soldering, 10 s Time Limit)

Absolute Maximum Katings	
Input-Output Voltage Differential	40 V _{dc}
Power Dissipation	Internally Limited
Operating Junction Temperature	
Military (μΑ117)	-55°C to +150°C
Automotive (μA217)	-40°C to +125°C
Commercial (µA317C)	0°C to +125°C
Storage Temperature	
TO-3 Steel	-65°C to +150°C
TO-220	-55°C to +150°C
Pin Temperature	
TO-3 Package	
(Soldering, 60 s Time Limit)	300°C

230°C


### Connection Diagram TO-3 Package



(Top View)

Order Information				
Type	Package	Code	Part No.	
μ <b>A</b> 317	Metal	HJ	μ <b>Α</b> 317KC	
μ <b>Α</b> 117	Metal	HJ	μA117KM	

### Connection Diagram TO-220 Package




(Top View)

#### **Order Information**

Order IIII	Ulliation		
Type	Package	Code	Part No.
μ <b>A</b> 317	Molded Power Pack	GH	μA317UC
μA217	Molded Power Pack	GH	μA217UV

#### Schematic Diagram



#### **Electrical Characteristics**

 $V_I - V_O = 5 V$ ;  $I_O = 0.5 A$  for K and U Packages

 $T_J$  = Operating Temperature (see Note 1);  $I_{Max}$  and  $P_{Max}$  per Note 2; unless otherwise specified.


				μ <b>Α117/217</b>			μΑ317			
Symbol	Characteristic	Condition		Min	Тур	Max	Min	Тур	Max	Unit
D	Line Regulation	$T_A = 25$ °C, $3 V \le V_I$	$- V_{O} \le 40 V$		0.01	0.02		0.01	0.04	%/ <b>V</b>
Reg _{Line}	(Note 3, 7)	$3 \text{ V} \leq \text{V}_{\text{I}} - \text{V}_{\text{O}} \leq 40$	V		0.02	0.05		0.02	0.07	%/ <b>V</b>
		$T_A = 25$ °C, $V_O \le 5 V$			5	15		5	25 m 0.5 % 70 m 1.5 % 100 µ 5 µ 1.30 V 10 m 10 m 10 m	mV
D	Load Regulation	$10 \text{ mA} \leq I_0 \leq I_{Max}$	$V_O \ge 5 V$		0.1	0.3		0.1	0.5	%Vo
Reg _{Load}	(Note 3)	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$V_0 \le 5 \text{ V}$		20	50		20	70	mV
		IO IIIA SIO SIMAX	$V_O \ge 5 V$		0.3	1		0.3	1.5	%Vo
l _{Adj}	Adjustment Pin Current				50	100		50	100	μΑ
$\Delta$ l $_{Adj}$	Adjustment Pin Current Change	$2.5 \text{ V} \leq \text{V}_{\text{I}} - \text{V}_{\text{O}} \leq 40 \text{ V}$ $10 \text{ mA} \leq \text{I}_{\text{L}} \leq \text{I}_{\text{Max}}, \text{P}_{\text{D}} \leq \text{P}_{\text{Max}}$			0.2	5		0.2	5	μΑ
V _{Ref}	Reference Voltage (Note 4)			1.20	1.25	1.30	1.20	1.25	1.30	v
T _S	Temperature Stability				0.7			0.7		%Vo
I _{L(Min)}	Minimum Load Current to Maintain Regulation	$V_I - V_O = 40 \text{ V}$			3.5	5		3.5	10	mA
1	Maximum Output		≤ P _{Max}	1.5	2.2		1.5	2.2		Δ
l _{Max}	Current			0.25	0.4		0.15	0.4	25 m 0.5 % 70 m 1.5 % 100 μ 5 μ 1.30 V 10 m 4 A 1 % 1 % 1 % 1 % 1 % 1 % 1 % 1 % 1 % 1 %	
N	RMS Noise, % of VO	$T_A$ = 25°C, 10 Hz $\leq$	$f \leq 10 \text{ kHz}$		0.003			0.003		%Vo
RR	Ripple Rejection	$V_{O} = 10 \text{ V},$	Without CAdj		65			65		dB
nn	(Note 5)	f = 120 Hz	$C_{Adj} = 10 \mu F$	66	80		66	80		ub
s	Long-Term Stability, T _J = T _{high} (Note 6)	T _A = 25°C for Endpoint Measureme	nts		0.3	1		0.3	1	%1.0 Hrs
R _{∂JC}	Thermal Resistance	K Package (TO-3)			2.3	3		2.3	3	°C/\
630	Junction to Case	U Package (TO-220)						5	0.04 0.07 25 0.5 70 1.5 100 5 1.30 10	] •

#### Notes


- 1  $\mu$ A117 Operating Junction Temperature Range =  $-55^{\circ}$ C to  $+150^{\circ}$ C  $\mu$ A217 Operating Junction Temperature Range =  $-25^{\circ}$ C to  $+120^{\circ}$ C
- 2.  $I_{Max}$  = 1 5 A for K (TO-3) and U (TO-220) Packages  $P_{Max}$  = 20 W for K (TO-3) and U (TO-220) Packages
- Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
- 4 Selected devices with tightened tolerance reference voltage available.
- 5 C_{Adj}, when used, is connected between the adjustment pin and ground.
- 6 Since Long-Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.
- 7.  $I_{OUT}$  = 0.5 A for  $V_I V_O \le$  25 V and  $I_{Max}$  for  $V_I V_O \ge$  25 V.

#### **Typical Performance Curves**


#### **Load Regulation**




#### **Current Limit**




#### **Adjustment Pin Current**




#### **Dropout Voltage**




#### Temperature Stability




**Minimum Operating Current** 




Ripple Rejection as a Function of Output Voltage



Ripple Rejection as a Function of Output Current




Ripple Rejection as a Function of Frequency




#### Typical Performance Curves (Cont.)


#### **Output Impedance**



#### Line Transient Response




#### **Load Transient Response**



#### **Typical Applications**

#### Standard Application



 $C_{\mbox{\footnotesize{IN}}}$  is required if regulator is located an appreciable distance from power supply filter.

$$V_{OUT} = 1.25 \text{ V } (1 + \frac{R2}{R1}) + I_{Adj} R2$$

Since  $I_{Adj}$  is controlled to less than 100  $\mu$ A, the error associated with this term is negligible in most applications.

#### **Basic Circuit Operation**


The  $\mu$ A117 is a 3-terminal floating regulator. In operation, the  $\mu$ A117 develops and maintains a nominal 1.25 V reference (V_{REF}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{Prog}) by R1 (see *Figure 1*), and this constant current flows through R2 to ground. The regulated output voltage is given by:

$$V_{OUT} = V_{REF} \quad \left(1 + \frac{R2}{R1}\right) \quad + I_{Adj} R2$$

Since the current from the adjustment terminal ( $I_{Adj}$ ) represents an error term in the equation, the  $\mu$ A117 was designed to control  $I_{Adj}$  to less than 0 and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the  $\mu$ A117 is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.

Fig. 1. Basic Circuit Configuration



V_{Ref} = 1.25 V TYPICAL

#### **Load Regulation**

The  $\mu$ A117 is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

#### **External Capacitors**

A 0.1  $\mu$ F disc or 1.0  $\mu$ F tantalum input bypass capacitor (C_{IN}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor ( $C_{Adj}$ ) prevents ripple from being amplified as the output voltage is increased. A 10  $\mu$ F capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 V application.


Although the  $\mu$ A117 is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_O) in the form of a 1.0  $\mu$ F tantalum or 25  $\mu$ F aluminum electrolytic capacitor on the output swamps this effect and insures stability.

#### **Protection Diodes**

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 2 shows the  $\mu A117$  with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values (CO > 25  $\mu F$ , CAdj > 10  $\mu F$ ). Diode D1 prevents CO from discharging through the IC during an input short circuit. Diode D2 protects against capacitor CAdj discharging through the IC during an output short circuit. The combination of diodes D1 and D2 prevents CAdj from discharging through the IC during an input short circuit.

Fig. 2. Voltage Regulator with Protection Diodes



100 mA

1 mA



A Schlumberger Company

### μA431 Adjustable Precision Shunt Regulator

**Linear Products** 

#### Description

The  $\mu$ A431 is a 3-terminal Adjustable Shunt Regulator with guaranteed temperature stability over the entire temperature range of operation. The output voltage may be set at any level greater than 2.5 V (V_{REF}) up to 36 V merely by selecting two external resistors that act as a voltage divided network. Due to the sharp turn-on characteristics this device is an excellent replacement for many zener diode applications.


This product will operate over the entire temperature range of -55°C to +125°C. This includes the unique automotive range of -40°C to +85°C.

- AVERAGE TEMPERATURE COEFFICIENT 50 ppm/°C
- TEMPERATURE COMPENSATED FOR OPERATION OVER THE FULL TEMPERATURE RANGE
- **PROGRAMMABLE OUTPUT VOLTAGE**
- **FAST TURN-ON RESPONSE**
- **LOW OUTPUT NOISE**

### Connection Diagram TO-92 Package

Order Information


Cathode Current, Iz



(Top View)

Oraer into	rmation		
Type	Package	Code	Part No.
μ <b>A</b> 431C	Molded	EI	μ <b>Α431AW</b> C
Absolute l	Maximum Rating	8	
Cathode V	'oltage	37 V	
Continuous	S Cathode Curren	t -10	mA to
		+150	) mA
Reference	Voltage	−.5 \	✓
Reference	Input Current	10 m	Α
Operating μA431C	Temperature Ran		to +70°C
Storage To	emperature Range	Э	
TO-92 M	olded	<b>-55</b> °	°C to +150°C
Power Dis	sipation		
TO-92 M	olded	775	mW
Pin Tempe	rature (Soldering	)	
TO-92 M	olded (10s)	260°	C
Operating	Conditions	Min	Max
Cathode	Voltage, V _Z	V _{RE}	F 37 V

#### **Equivalent Circuit**




Electrical Characteristics At 25°C ambient temperature unless otherwise noted

				μ <b>A431C</b>			
Symbol	Characteristic	Condition		Min	Тур	Max	Unit
V _{REF}	Reference Voltage	V _Z = V _{REF} , I _{IN} (Figure 1)	V _Z = V _{REF} , I _{IN} = 10 mA ( <i>Figure 1</i> )		2.495	2.550	v
VDEV	Deviation of Reference Input Voltage Over Temperature	V _Z = V _{REF} , I _{IN} T _A = full range See Note 1 ( <i>F</i>	9,		8	17	mV
ΔV _{REF}	Ratio of the Change in Reference	I _Z = 10 mA	Vz from V _{REF} to 10 V		-1.4	-2.7	mV/V
ΔVZ	Voltage to the Change in Cathode Voltage	(Figure 2)	V _Z from 10 V to 36 V		-1	-2	mV/V
IREF	Reference Input Current	$R_1 = 10 \text{ k}\Omega, R_2 = \infty,$ $I_{\text{IN}} = 10 \text{ mA } (Figure 2)$			2	4	μΑ
αlREF	Deviation of Reference Input Current over Temperature	$I_{IN} = 10 \text{ mA},$	$R_1 = 10 \text{ k}\Omega, R_2 = \infty,$ $I_{\text{IN}} = 10 \text{ mA},$ $T_{\text{A}} = \text{Full Range}$		0.4	1.2	μΑ
IZ(MIN)	Minimum Cathode Current for Regulation	VZ = VREF (F	V _Z = V _{REF} (Figure 1)		0.4	1	mA
I _{Z(OFF)}	Off-State Current	V _Z = 36 V, V _F ( <i>Figure 3</i> )	_{EF} = 0 V		0.3	1	μΑ
rZ	Dynamic Output Impedance	V _Z = V _{REF} , Frequency = 0 See Note 2 (F				.75	Ω

#### Notes

 Deviation of reference input voltage, V_{DEV}, is defined as the maximum variation of the reference input voltage over the full temperature range.



The average temperature coefficient of the reference input voltage,  $\alpha$ VREF, is defined as:

$$\alpha V_{REF} = \frac{ppm}{{}^{\circ}C} = \pm \left[ \frac{V_{Max} - V_{Min}}{V_{REF} (at 25 {}^{\circ}C)} \right]^{10^{6}} = \pm \left[ \frac{V_{DEV}}{V_{REF} (at 25 {}^{\circ}C)} \right]^{10^{6}}$$

where  $T_2 - T_1 = \text{full temperature change}$ .

 $\alpha \text{V}_{\text{REF}}$  can be positive or negative depending on whether the slope is positive or negative.

Example:  $V_{DEV} = 8 \text{ mV}$ ,  $V_{REF} = 2495 \text{ mV}$ ,  $T_2 - T_1 = 70 ^{\circ}\text{C}$ , slope is positive

$$\alpha V_{REF} = \frac{\left[\frac{8 \text{ mV}}{2495 \text{ mV}}\right]^{10^6}}{70^{\circ}\text{C}} = +46 \text{ ppm/}^{\circ}\text{C}$$

The dynamic output impedance, rz, is defined as:

$$r_Z = \frac{\Delta V_Z}{\Delta I_Z}$$


When the device is programmed with two external resistors, R1 and R2, (see Figure 2), the dynamic output impedance of the overall circuit,  $r_Z$ , is defined as:

$$r_{Z'} = \frac{\Delta V_{Z'}}{\Delta I_{Z'}} \simeq \left[ r_{Z} \ 1 + \frac{R1}{R2} \right]$$


#### 9

#### **Typical Performance Curves**


#### Input Current as a Function of VZ




#### **Thermal Information**




#### Input Current as a Function of $V_Z$





### Dynamic Impedance as a Function of Frequency





#### Range of Instability





#### **DC Test Circuits**

Fig. 1 Test Circuit For  $V_Z = V_{REF}$ 






Fig. 2 Test Circuit For  $V_Z > V_{REF}$ 



 $V_Z = V_{REF} (1 + R1/R2) + I_{REF} \cdot R1$ 

Fig. 3 Test Circuit for Off-State Current





A Schlumberger Company

### μA78S40 Universal Switching Regulator Subsystem


**Linear Products** 

#### Description

The µA78S40 is a Monolithic Regulator Subsystem consisting of all the active building blocks necessary for switching regulator systems. The device consists of a temperature-compensated voltage reference, a duty-cycle controllable oscillator with an active current limit circuit, an error amplifier, high-current. high-voltage output switch, a power diode and an uncommitted operational amplifier. The device can drive external npn or pnp transistors when currents in excess of 1.5 A or voltages in excess of 40 V are required. The device can be used for step-down, stepup or inverting switching regulators as well as for series pass regulators. It features wide supply voltage range, low standby power dissipation, high efficiency and low drift. It is useful for any stand-alone, low part count switching system and works extremely well in battery operated systems.

- STEP-UP, STEP DOWN OR INVERTING SWITCHING REGULATORS
- OUTPUT ADJUSTABLE FROM 1.3 to 40 V
- PEAK CURRENTS TO 1.5 A WITHOUT EXTERNAL TRANSISTORS
- OPERATION FROM 2.5 to 40 V INPUT
- LOW STANDBY CURRENT DRAIN
- 80 dB LINE AND LOAD REGULATION
- HIGH GAIN, HIGH CURRENT, INDEPENDENT OP AMP
- PULSE WIDTH MODULATION WITH NO DOUBLE PULSING


### Connection Diagram 16-Pin DIP



(Top View)

Order Info	rmation		
Type	Package	Code	Part No.
μA78S40	Ceramic DIP	6B	μA78S40DM
μA78S40	Ceramic DIP	6B	μA78S40DC
A 79940	Molded DIP	O.P.	A 78840BC

#### **Block Diagram**



Absolute Maximum Ratings	
Input Voltage from V+ to V-	40 V
Input Voltage from V+	
Op Amp to V—	40 V
Common Mode Input Range	
(Error Amplifier and Op Amp)	-0.3 to V+
Differential Input Voltage (Note 1)	± 30 V
Output-Short Circuit Duration	
(Op Amp)	continuous
Current from VREF	10 mA
Voltage from Switch	
Collectors to GND	40 V
Voltage from Switch	
Emitters to GND	40 V
Voltage from Switch	40.14
Collectors to Emitter	40 V
Voltage from Power Diode	40.1/
to GND	40 V
Reverse Power Diode	40 V
Voltage Current through Power Switch	1.5 A
Current through Power Diode	1.5 A 1.5 A
Internal Power Dissipation	1.5 A
(Note 2)	r
Molded DIP	1500 mW
Ceramic DIP	1000 mW
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	00 0 10 1 100 0
Military (µA78S40M)	-55°C to 125°C
Commercial (µA78S40C)	0°C to 70°C
Pin Temperature	
Ceramic DIP (Soldering, 60 s)	300°C
Molded DIP (Soldering, 10 s)	260°C
· · · · · · · · · · · · · · · · · · ·	

#### Notes

- For supply voltages less than 30 V, the absolute maximum voltage is equal to the supply voltage.
- 2 Ratings apply to 25°C ambient, derate ceramic DIP at 8 mW/°C and plastic DIP at 14 mW/°C.

#### **Functional Description**

The  $\mu$ A78S40 is a variable frequency, variable duty cycle device. The initial switching frequency is set by the timing capacitor. The initial duty cycle is 6:1. This switching frequency and duty cycle can be modified by two mechanisms—the current limit circuitry ( $I_{Dk}$  sense) and the comparator.

The comparator modifies the OFF time. When the output voltage is correct, the comparator output is in the HIGH state and has no effect on the circuit operation. If the output voltage is too high then the comparator output goes LOW. In the LOW state the comparator inhibits the turn on of the output stage switching transistors. As long as the comparator is LOW the system is in OFF time. As the output current rises the OFF time decreases. As the output current nears its maximum the OFF time approaches its minimum value. The comparator can inhibit several ON cycles, one ON cycle or any portion of an ON cycle. Once the ON cycle has begun the comparator cannot inhibit until the beginning of the next ON cycle.

The current limit modifies the ON time. The current limit is activated when a 300 mV potential appears between pin 13 ( $V_{CC}$ ) and pin 14 (I pk). This potential is intended to result when designed for peak current flows through  $R_{SC}$ . When the peak current is reached the current limit is turned on. The current limit circuitry provides for a quick end to ON time and the immediate start of OFF time. Generally the oscillator is free running but the current limit action tends to reset the timing cycle.

Increasing load results in more current limited ON time and less OFF time. The switching frequency increases with load current.

 $V_D$  is the forward voltage drop across the internal power diode. It is listed on the data sheet as 1.25 V typical, 1.5 V maximum. If an external diode is used, then its own forward voltage drop must be used for  $V_D$ .

 $V_{\rm S}$  is the voltage across the switch element (output transistors Q1 and Q2) when the switch is closed or on. This is listed on the data sheet as output saturation voltage.

Output saturation voltage 1 — defined as the switching element voltage for Q2 and Q1 in the Darlington configuration with collectors tied together. On the data sheet this applies to *Figure 1*, the step down mode.

Output saturation voltage 2 — switching element voltage for just Q1 used as a transistor switch. This applies to *Figure 2* of the data sheet, the step-up mode.

For the inverting mode, *Figure 3*, the saturation voltage of the external transistor should be used for V_S.

Electrical Characteristics	V _{IN} = 5.0 V, V _{Op} , otherwise specifie	$A_{mp} = 5.0 \text{ V}, T_A = \text{Operating to}$	emperat	ure rang	e, unless	3
Characteristic	Condition		Min	Тур	Max	Unit
General Characteristics						
Supply Voltage			2.5		40	٧
Supply Current (Op Amp Disconnected)	V _{IN} = 5.0 V V _{IN} = 40 V			1.8 2.3	3.5 5.0	mA mA
Supply Current Op Amp Connected	V _{IN} = 5.0 V _{IN} = 40 V				4.0 5.5	mA mA
Reference Section						
Reference Voltage	IREF = 1.0 mA	$0 < T_A < 70^{\circ}C \mu A78S40C$ -55°C < $T_A < 125^{\circ}C$ $\mu A78S40M$	1.180	1.245	1.310	v
Reference Voltage Line Regulation	V _{IN} = 3.0 V to V _{IN} T _A = 25°C	1 = 40 V, I _{REF} = 1.0 mA,		0.04	0.2	mV/V
Reference Voltage Load Regulation	I _{REF} = 1.0 mA to I	I _{REF} = 1.0 mA to I _{REF} = 10 mA, T _A = 25°C		0.2	0.5	mV/mA
Oscillator Section						
Charging Current	$V_{IN} = 5.0 V, T_A =$	25°C	20		50	μΑ
Charging Current	VIN = 40 V, TA =	V _{IN} = 40 V, T _A = 25°C			70	μΑ
Discharge Current	$V_{IN} = 5.0 V, T_A =$	25°C	150		250	μΑ
Discharge Current	VIN = 40 V, TA =	25°C	150		350	μΑ
Oscillator Voltage Swing	V _{IN} = 5 V, T _A = 25°C			0.5		v
ton/toff				6.0		μs/μs
Current Limit Section						
Current Limit Sense Voltage	T _A = 25°C	= 25°C			350	mV
Output Switch Section						*************
Output Saturation Voltage 1	I _{SW} = 1.0 A, Fig	ure 1		1.1	1.3	v
Output Saturation Voltage 2	I _{SW} = 1.0 A, Fig	ure 2		0.45	0.7	v
Output Transistor hFE	I _C = 1.0 A, V _{CE} =	5.0 V, T _A = 25°C		70		
Output Leakage Current	V _{OUT} = 40 V, T _A	= 25°C		10		nA
Power Diode						
Forward Voltage Drop	I _D = 1.0 A			1.25	1.5	٧
Diode Leakage Current	$V_D = 40 \text{ V}, T_A = 2$	25°C		10		nA
Comparator				<del></del>		·
Input Offset Voltage	V _{CM} = V _{REF}			1.5	15	mV
Input Bias Current	V _{CM} = V _{REF}			35	200	nA
Input Offset Current	V _{CM} = V _{REF}			5.0	75	nA
Common Mode Voltage Range	T _A = 25°C		0		V+ -2	v
Power Supply Rejection Ratio	V _{IN} = 3.0 V to 40	V, T _A = 25°C	70	96		dB


Electrical Characteristics  $V_{IN} = 5.0 \text{ V}, V_{Op \text{ Amp}} = 5.0 \text{ V}, T_{A} = \text{Operating temperature range, unless otherwise specified.}$ 

Condition	Min	Тур	Max	Unit
$V_{CM} = 2.5 V$		4.0	15	mV
V _{CM} = 2.5 V		30	200	nA
$V_{CM} = 2.5 \text{ V}$		5.0	75	nA
$R_L = 2.0 \text{ k to GND; } V_O = 1.0 \text{ to } 2.5 \text{ V,} $ $T_A = 25^{\circ}\text{C}$	25 k	250 k		V/V
Voltage Gain — R _L = 2.0 k to V+ Op Amp; V _O = 1.0 to 2.5 V, T _A = 25°C		250 k		V/V
T _A = 25°C	o		V+ -2	v
V _{CM} = 0 to 3.0 V, T _A = 25°C	76	100		dB
V+ Op Amp = 3.0 to 40 V, T _A = 25°C	76	100		dB
T _A = 25°C	75	150		mA
T _A = 25°C	10	35		mA
T _A = 25°C		0.6		V/μs
I _L = -5.0 mA, T _A = 25°C			1.0	٧
I _L = 50 mA, T _A = 25°C	V+OP Amp -3.0 V			v
	$\begin{split} &V_{CM} = 2.5 \text{ V} \\ &V_{CM} = 2.5 \text{ V} \\ &R_L = 2.0 \text{ k to GND; } V_O = 1.0 \text{ to } 2.5 \text{ V}, \\ &T_A = 25 ^{\circ}\text{C} \\ &R_L = 2.0 \text{ k to V+ Op Amp; } \\ &V_O = 1.0 \text{ to } 2.5 \text{ V}, \\ &T_A = 25 ^{\circ}\text{C} \\ &T_A = 25 ^{\circ}\text{C} \\ &V_{CM} = 0 \text{ to } 3.0 \text{ V}, \\ &T_A = 25 ^{\circ}\text{C} \\ &V_{CM} = 25 ^{\circ}\text{C} \\ &T_A = 25 ^{\circ}\text{C} \\ &I_L = -5.0 \text{ mA, } \\ &T_A = 25 ^{\circ}\text{C} \\ &I_L = -5.0 \text{ mA, } \\ &T_A = 25 ^{\circ}\text{C} \\ &T_A = 2$	$\begin{array}{c} V_{CM} = 2.5 \ V \\ V_{CM} = 2.5 \ V \\ R_L = 2.0 \ k \ to \ GND; \ V_O = 1.0 \ to \ 2.5 \ V, \\ T_A = 25^{\circ} C \\ R_L = 2.0 \ k \ to \ V + \ Op \ Amp; \\ V_O = 1.0 \ to \ 2.5 \ V, \ T_A = 25^{\circ} C \\ \end{array}$	$\begin{array}{c} V_{CM} = 2.5 \ V \\ \end{array} \qquad \qquad$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

#### **Design Formulas**

Characteristic	Step Down	Step Up	Inverting	Unit
I _{pk}	2 I _{OUT(Max)}	$2 I_{OUT(Max)} \bullet \frac{V_{OUT} + V_D - V_S}{V_{IN} - V_S}$	$2 I_{OUT(Max)} \cdot \frac{V_{IN} +  V_{OUT}  + V_{D} - V_{S}}{V_{IN} - V_{S}}$	А
R _{SC}	0.33/I _{pk}	0 33 l _{pk}	0.33 l _{pk}	Ω
ton toff	$\frac{v_{OUT} + v_{D}}{v_{IN} - v_{S} - v_{OUT}}$	$\frac{V_{OUT} + V_D - V_{IN}}{V_{IN} - V_S}$	$\frac{ V_{OUT}  + V_D}{V_{IN} - V_S}$	
L	$\frac{V_{OUT} + V_{D}}{I_{pk}} \bullet t_{off}$	$\frac{V_{OUT} + V_D - V_{IN}}{I_{pk}} \bullet t_{off}$	$\frac{ V_{OUT}  + V_D}{I_{pk}} \bullet t_{off}$	μН
t _{off}	I _{pk} • L V _{OUT} + V _D	$\frac{I_{pk} \bullet L}{V_{OUT} + V_D - V_{IN}}$	$\frac{I_{pk} \cdot L}{ V_{OUT}  + V_{D}}$	μs
C _T (μF)	$45 \times 10^{-5} t_{off}(\mu s)$	$45 \times 10^{-5} t_{\rm off}(\mu s)$	$45 \times 10^{-5} t_{off}(\mu s)$	μF
co	l _{pk} ● (t _{on} + t _{off} ) 8 V _{ripple}	(Ipk - I _{OUT} ) ² • t _{off} 2 lpk • V _{ripple}	(I _{pk} - I _{OUT} ) ² • t _{off} 2 I _{pk} • V _{ripple}	μF
Efficiency	$\frac{V_{IN} - V_S + V_D}{V_{IN}}  \bullet  \frac{V_{OUT}}{V_{OUT} + V_D}$	$\frac{V_{IN} - V_S}{V_{IN}}  \bullet  \frac{V_{OUT}}{V_{OUT} + V_D - V_S}$	$\frac{v_{IN} - v_S}{v_{IN}} \bullet \frac{ v_{OUT} }{v_{OUT} + v_D}$	
I _{IN(Avg)} (Max load Condition)	$\frac{I_{pk}}{2} \bullet \frac{V_{OUT} + V_{D}}{V_{IN} - V_{S} + V_{D}}$	lpk   2	$\frac{I_{pk}}{2} \bullet \frac{ V_{OUT}  + V_{D}}{ V_{IN}  +  V_{OUT}  + V_{D} - V_{S}}$	A

Fig. 1. Typical Step-Down Performance  $T_A = 25^{\circ}C$ 




Characteristic	Condition	Typical Value
Output Voltage	I _{OUT} = 200 mA	10 V
Line Regulation	$20 \le V_{IN} \le 30 \text{ V}$	1.5 mV
Load Regulation	5 mA ≤ l _{OUT}	
	$I_{OUT} \le 300 \text{ mA}$	3.0 mV
Max Output Current	$V_{OUT} = 9.5 \text{ V}$	500 mA
Output Ripple	I _{OUT} = 200 mA	50 mV
Efficiency	I _{OUT} = 200 mA	74%
Standby Current	I _{OUT} = 200 mA	2.8 mA

#### Notes


- 1 For  $I_{\mbox{OUT}} \geq$  200 mA use external diode to limit on chip power dissipation
- 2 It is recommended that the internal reference (pin 8) be bypassed by a 0.1 μF capacitor directly to (pin 11) the ground point of the μΑ78S40.

Fig. 2. Typical Step-Up Operational Performance  $T_A = 25^{\circ}C$ 



Characteristic	Condition	Typical Value
Output Voltage	I _{OUT} = 50 mA	25 V
Line Regulation	$5 \text{ V} \leq \text{V}_{\text{IN}} \leq 15 \text{ V}$	4.0 mV
Load Regulation	$5 \text{ mA} \leq I_{OUT}$	
	$I_{OUT} \le 100 \text{ mA}$	2.0 mV
Max Output Current	$V_{OUT} = 23.75 \text{ V}$	160 mA
Output Ripple	IOUT = 50  mA	30 mV
Efficiency	$I_{OUT} = 50 \text{ mA}$	<b>79</b> %
Standby Current	$I_{OUT} = 50 \text{ mA}$	2.6 mA


Fig. 3. Typical Inversion Operational Performance  $T_A = 25^{\circ}C$ 




Characteristic	Condition	Typical Value
Output Voltage	I _{OUT} = 100 mA	-15 V
Line Regulation	$8 \text{ V} \leq \text{V}_{\text{IN}} \leq 18 \text{ V}$	5.0 mV
Load Regulation	5 mA ≤ lout	
	IOUT ≤ 150 mA	3.0 mV
Max Output Current	$V_{OUT} = 14.25 \text{ V}$	160 mA
Output Ripple	$I_{OUT} = 100 \text{ mA}$	20 mV
Efficiency	$I_{OUT} = 100 \text{ mA}$	70%
Standby Current	$I_{OUT} = 100 \text{ mA}$	2.3 mA

#### **Typical Performance Curves**


#### C_T as a Function of toff



#### V_{REF} as a Function of T_J




#### Idischarge as a Function of VIN




#### Typical Performance Curves (Cont.)

#### V_{Sense} as a Function of V_{IN}



#### **Typical Pulse Width Modulator Application**





A Schlumberger Company

# μA494 Pulse Width Modulated Control Circuit


**Linear Products** 

#### **Description**

The  $\mu$ A494 is a monolithic integrated circuit which includes all the necessary building blocks for the design of pulse width modulated (PWM) switching power supplies, including push-pull, bridge and series configurations. The device can operate at switching frequencies between 1.0 kHz and 300 kHz and output voltages up to 40 V. The  $\mu$ A494C is specified over an operating temperature range of 0°C to 70°C and the  $\mu$ A494M is specified over an operating temperature range of -55°C to 125°C.

- UNCOMMITTED OUTPUT TRANSISTORS CAPABLE OF 200 mA SOURCE OR SINK
- ON-CHIP ERROR AMPLIFIERS
- ON-CHIP 5 V REFERENCE
- INTERNAL PROTECTION FROM DOUBLE PULSING OF OUTPUTS WITH NARROW PULSE WIDTHS OR WITH SUPPLY VOLTAGES BELOW SPECIFIED LIMITS
- DEAD TIME CONTROL COMPARATOR
- OUTPUT CONTROL SELECTS SINGLE-ENDED OR PUSH-PULL OPERATION
- EASILY SYNCHRONIZED (SLAVED) TO OTHER CIRCUITS


### Connection Diagram 16-Pin DIP



#### **Order Information**

Package	Code	Part No.
Ceramic DIP	6A	μA494DC
Molded DIP	9A	μA494PC
Ceramic DIP	6A	μA494DM
	Ceramic DIP Molded DIP	Ceramic DIP 6A Molded DIP 9A

#### **Equivalent Circuit**



**Absolute Maximum Ratings µA494C** Power Supply Voltage (VCC) 42 V

Voltage From Any Pin to Ground

(except pin 8 and pin 11) V_{CC} + 0.3 V

**Output Collector Voltage** 

(VC1, VC2) 42 V **Peak Collector Current** 

(Ic1 and Ic2)

Internal Power Dissipation (Note)

Molded DIP Ceramic DIP

Storage Temperature Range **Operating Temperature Range** 

Pin Temperature Ceramic DIP (Soldering, 60 s)

Molded DIP (Soldering, 10 s)

250 mA

1500 mW 1000 mW

-65°C to + 150°C 0°C to 70°C

300°C 260°C

#### **Functional Description**

The basic oscillator (switching) frequency is controlled by an external resistor (RT) and capacitor (CT). The relationship between the values of RT CT and frequency is shown in Figure 10.

The level of the sawtooth wave form is compared with an error voltage by the pulse width modulated comparator. The output of the PWM Comparator directs the pulse steering flip flop and the output control logic.

The error voltage is generated by the error amplifier. The error amplifier boosts the voltage difference between the output and the 5 V internal reference. See Figure 7 for error amp sensing techniques. The second error amp is typically used to implement current limiting.

The output control logic (pin 13) selects either pushpull or single-ended operation of the output transistors (see Figure 6).

The dead time control prevents on-state overlap of the output transistors as can be seen in Figure 5. The dead time is approximately 3 to 5% of the total period if the dead time control (pin 4) is grounded. This dead time can be increased by connecting the dead time control to a voltage up to 5 V.

The frequency response of the error amps (Figure 11) can be modified by using external resistors and capacitors. These components are typically connected between the compensation terminal (pin 3) and the inverting input of the error amps (pin 2 or pin 15).

The switching frequency of two or more  $\mu$ A494 circuits can be synchronized. The timing Capacitor, CT is connected as shown in Figure 8. Charging current is provided by the master circuit. Discharging is through all the circuits slaved to the master. RT is required only for the master circuit.

#### **Recommended Operating Conditions**

Symbol		μ <b>A494C</b>	μ <b>A494C</b>	
	Characteristic	Min	Max	Unit
V _{CC}	Power Supply Voltage Voltage on Any Pin Except Pins 8 and 11	7.0	40	V
	(Referenced to Ground)	-0.3	V _{CC} +0.3	l v
V _{C1} , V _{C2}	Output Voltage	-0.3	40	V
IC1, IC2	Output Collector Current		200	mA
CT	Timing Capacitor	470	10	pF μF
RT	Timing Resistor	1.8	500	kΩ
fosc	Oscillator Frequency	1.0	300	kHz
TA	Operating Ambient Temperature Range	0	+70	°C

#### Note

Ratings apply at 25°C, above 25°C ambient derate Hermetic DIP at 8 mW/°C and Plastic DIP at 14 mW/°C

 $\mu$ A494C Electrical Characteristics Recommended Operating Conditions per above except V_{CC} = 15 V, f_{osc} = 10 kHz, T_A = 0 to 70°C unless otherwise specified.

	Characteristic	Condition	μΑ494			
Symbol			Min	Тур	Max	Unit
Referenc	e Section					
V _{REF}	Reference Voltage	IREF = 1.0 mA	4.75	5.0	5.25	V
Reg _{line}	Line Regulation of Reference Voltage	7.0 V < V _{CC} < 40 V		2.0	25	mV
TCV _{REF}	Temperature Coefficient of Reference Voltage	0°C < T _A < 70°C		0.01	0.03	%/°(
Reg _{load}	Load Regulation of Reference Voltage	1 <i<sub>REF &lt; 10 mA</i<sub>		1.0	15	mV
Oscillato	r Section					
fosc	Oscillator Frequency (Figure 10)	$C_{T} = 0.01 \ \mu F, R_{T} = 12 \ k\Omega$		10		kHz
$\Delta f_{OSC}$	Oscillator Frequency Change Over Operating Temperature Range 0°C < T _A < + 70°C	$C_T = 0.01 \ \mu\text{F}, R_T = 12 \ \text{k}\Omega$			2	%
Dead-Tim	ne Control Section					
IB(DT)	Input Bias Current (Pin 4)	$V_{CC}$ = 15 V, 0 V < V4 < 5.25 V		-2.0	-10	μΑ
DC _(max)	Maximum Duty Cycle, Each Output	V _{CC} = 15 V, Pin 4 = 0 V, Output Control Pin = V _{REF}	45			%
V _{TH(in)}	Input Threshold Voltage Zero Duty Cycle Maximum Duty Cycle		0	3.0	3.3	V
Error Am	olifier Sections					
V _{IO(EA)}	Input Offset Voltage	V ₃ = 2.5V		2.0	10	mV
10	Input Offset Current	V ₃ = 2.5 V		25	250	nA
l _{IB}	Input Bias Current	V ₃ = 2.5 V		0.2	1.0	μΑ
V _{ICR}	Input Common Mode Voltage Range	7 V < V _{CC} < 40 V	-0.3		VCC	v
A _{VOL}	Large Signal Open Loop Voltage Gain	0.5 V < V ₃ < 3.5 V	60	74		dB
f _c	Unity Gain Bandwidth			650		kHz
PWM Co	mparator Section (Pin 3) Figu					
V _{THI}	Inhibit Threshold Voltage	Zero Duty Cycle		4.0	4.5	V
Io-	Output Sink Current (Note)	0.5 V < V ₃ < 3.5 V	-0.2	-0.6		mA
l ₀₊	Output Source Current (Note)	0.5 V < V ₃ < 3.5 V	2.0			mA

#### Note

These limits apply when the voltage measured at Pin 3 is within the range specified.

#### μ**A494C**

Electrical Characteristics Recommended Operating Conditions per above except  $V_{CC} = 15 \text{ V}$ ,  $f_{osc} = 10 \text{ kHz}$ ,  $T_A = 0 \text{ to } 70^{\circ}\text{C}$  unless otherwise specified. (Cont.)

	ļ <u> </u>	μ <b>A49</b> 4	494C			
Symbol		Condition	Min	Тур	Max	Unit
Output Se	ection		,			
V _{CE(sat)}	Output Saturation Voltage Common-Emitter Configuration, Figure 3 Emitter-Follower Configuration, Figure 4	V _E = 0 V, I _C = 200 mA V _C = 15 V, I _E = 200 mA		1.1 1.5	1.3 2.5	v
I _{C(off)}	Collector Off-State Current	V _{CC} = 40 V, V _{CE} = 40 V		2.0	100	μΑ
I _{E(off)}	Emitter Off-State Current	$V_{CC} = V_{C} = 40 \text{ V}, V_{E} = 0$			-100	μΑ
Output Co	ontrol (Pin 13) Figure 6					
V _{OCL}	Output Control (pin 13) Voltage Required for Single-Ended or Parallel Output Operation				0.4	v
Voch	Output Control (pin 13) Voltage Required for Push-Pull Operation		2.4			v
Total Dev	vice					
lcc	Standby Power Supply Current			6.0	10	mA
Output ac	Characteristics Use Reco	mmended Operating Conditions w	ith T _A = 25°	C		
t _r	Rise Time of Output Voltage Common-Emitter Configuration, Figure 3 Emitter-Follower Configuration, Figure 4			100	200	ns ns
t _f	Fall Time of Output Voltage Common-Emitter Configuration, Figure 3 Emitter-Follower Configuration, Figure 4			25 40	100	ns

#### **Test Circuits**

Fig. 1 Error Amplifier Test Circuit





Fig. 2 Current Limit Sense Amplifier Test Circuit



#### Test Circuits (Cont.)

Fig. 3 Common-Emitter Configuration Test Circuit and Waveform




Fig. 4 Emitter-Follower Configuration Test Circuit and Waveform






Fig. 5 Dead-Time and Feedback Control
Test Circuit



#### **Voltage Waveforms**



#### **Typical Applications**

Fig. 6 Output Connections for Single-Ended and Push-Pull Configurations





Fig. 7 Error Amplifier Sensing Techniques






Fig. 8 Slaving Two or More Control Circuits




Fig. 9 Error Amplifier and Current Limit Sense Amplifier Output Circuits




Fig. 10 Oscillator Frequency vs Timing Resistance





Fig. 11 Amplifier Voltage Gain vs Frequency






Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rel Processing	10
Package Outlines	11
Fairchild Sales Offices	12

3-2



A Schlumberger Company

## μΑ78H05 • μΑ78H05A 5-Volt 5-Amp Voltage Regulators

Hybrid Products

#### Description


The  $\mu$ A78H05 and  $\mu$ A78H05A are hybrid regulators with 5.0 V fixed outputs and 5.0 A output capabilities. They have the inherent characteristics of the monolithic 3-terminal regulators, i.e., full thermal overload, short-circuit and safe-area protection. All devices are packaged in hermetically sealed TO-3s providing 50 W power dissipation. If the safe operating area is exceeded, the device shuts down rather than failing or damaging other system components (Note 1). This feature eliminates costly output circuitry and overly conservative heat sinks typical of high-current regulators built from discrete components.

- 5.0 A OUTPUT CURRENT
- INTERNAL CURRENT AND THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT PROTECTION**
- LOW DROPOUT VOLTAGE (TYPICALLY 2.3 V @ 5.0 A)
- 50 W POWER DISSIPATION
- STEEL TO-3 PACKAGE
- ALL PIN-FOR-PIN COMPATIBLE WITH THE SH323

#### Note

 These voltage regulators offer output transistor safe-area protection. However, to maintain full protection, the devices must be operated within the maximum input-to-output voltage differential ratings, as listed on this data sheet under "Absolute Maximum Ratings." For applications violating these limits, devices will not be fully protected


## Connection Diagram TO-3 Metal Package



(Top View)

#### Order Information **Package** Type Code Part No. μA7805 Metal GN μA78H05SC μA7805A Metal GN uA78H05ASC Metal GN μA78H05SM μA7805 GN μA7805A Metal µA78H05ASM

#### **Block Diagram**



**Absolute Maximum Ratings** 

Input Voltage

Input-to-Output Voltage Differential, Output Short

Circuited

Internal Power Dissipation Operating Junction

Temperature Military Temperature Range

μA78H05SM

40 V

35 V

150°C

50 W @ 25°C Case

Commercial Temperature

Range

μA78H05SC μA78H05ASC 0°C to +150°C 0°C to +150°C -55°C to +150°C

Storage Temperature Range

Pin Temperature (Soldering, 60 s)

300°C

-55°C to +150°C -55°C to +150°C μA78H05ASM

**μΑ78H05 • μΑ78H05A** 

Electrical Characteristics T_J = 25°C, V_{IN} = 10 V, I_{OUT} = 2.0 A unless otherwise specified.


				Limits			
Symbol	Characteristic	Condition		Min	lin Typ M	Max	Unit
V _{OUT}	Output Voltage	I _{OUT} = 2.0 A		4.85	5.0	5.25	V
ΔVουτ	Line Regulation (Note 2)	$V_{IN} = 8.5 \text{ to } 2$	25 V (μΑ78H05)		10	50	mV
74001	Line negulation (Note 2)	$V_{IN} = 7.5 \text{ to } 2$	25 V (μΑ78H05A)		10	50	mV
$\Delta V_{OUT}$	Load Regulation (Note 2)	10 mA ≤ I _{OU}	T ≤ 5.0 A		10	50	mV
lQ	Quiescent Current	I _{OUT} = 0			3.0	10	mA
RR	Ripple Rejection	I _{OUT} = 1.0 A, f = 120 Hz, 5.0 V _{pk-pk}		60			dB
Vn	Output Noise	10 Hz ≤ f ≤	100 kHz		40		μVRMS
		μΑ78H05	I _{OUT} = 5.0 A		2.3		٧
$V_{DD}$	Dropout Voltage (Note 3)	μΑ/ 6ΠΟ5	I _{OUT} = 3.0 A		2.0		V
<b>V</b> DD	Diopout Voltage (Note 3)		I _{OUT} = 5.0 A		2.3	2.5	V
		μΑ / ΘΙ 105Α	$\mu$ A78H05A $I_{OUT} = 3.0 \text{ A}$		2.0	2.3	٧
los	Short-Circuit Current Limit				7.0	12.0	Apk

#### Notes


- 2 Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width  $\leq$  1 ms and a duty cycle of  $\leq$  5% Full Kelvin connection methods must be used to measure these parameters.
- 3 Dropout Voltage is the input-output voltage differential that causes the output voltage to decrease by 5% of its initial value.

#### **Typical Performance Curves**


#### **Output Impedance**



#### **Output Noise Voltage**




#### **Maximum Power Dissipation**




#### 9

#### Typical Performance Curves (Cont.)


#### **Short Circuit Current**




#### **Quiescent Current**




#### **Dropout Voltage**




#### **Line Regulation**




Line Transient Response




**Ripple Rejection** 




#### **Load Regulation**



**Load Transient Response** 




Output Voltage
Deviation vs
Junction Temperature



#### **Test Circuit**

#### **Fixed Output Voltage**



#### **Design Considerations**

These devices have thermal-overload protection from excessive power and internal short-circuit protection which limits the circuit's maximum current. Thus, the devices are protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θ _{JC}	Max θ _{JC}
TO-3	1.8	2.5

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for  $T_J$ :  $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$ 

Where:

T_J = Junction Temperature
T_A = Ambient Temperature
P_D = Power Dissipation

 $\theta_{
m JC}$  = Junction-to-case thermal resistance  $\theta_{
m CA}$  = Case-to-ambient thermal resistance  $\theta_{
m CS}$  = Case-to-heat sink thermal resistance  $\theta_{
m SA}$  = Heat sink-to-ambient thermal resistance The devices are designed to operate without external compensation components. However, the amount of external filtering of these voltage regulators depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 1  $\mu\text{F}$  solid tantalum capacitor should be used at the input. A 0.1  $\mu\text{F}$  capacitor should be used at the output to reduce transients created by fast switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.



A Schlumberger Company

## μΑ78Ρ05 5-Volt 10-Amp Voltage Regulator

**Hybrid Products** 

#### Description


The  $\mu$ A78P05 3-terminal positive 5 V regulator, consisting of a monolithic control chip driving a seriespass transistor, is capable of delivering 10 A. This hybrid device is virtually blow-out proof and contains all the protection features inherent in monolithic regulators such as internal short-circuit current limiting, thermal overload and safe-area protection. If the safe-operating area is exceeded, the device shuts down rather than failing or damaging other system components (Note 1). This feature eliminates costly output circuitry and overly conservative heat sinks typical of high-current regulators built with discrete components. The  $\mu$ A78P05 is packaged in a hermetically sealed TO-3 providing 70 W power dissipation.

- 10 A OUTPUT CURRENT
- **INTERNAL THERMAL OVERLOAD PROTECTION**
- INTERNAL SHORT CIRCUIT CURRENT LIMIT
- LOW DROPOUT VOLTAGE (TYPICALLY 2.3 V @ 10 A)
- **70 W POWER DISSIPATION**
- PIN-FOR-PIN COMPATIBLE WITH THE  $\mu$ A78H05,  $\mu$ A78H05A AND SH323
- **STEEL TO-3 PACKAGE**

#### Note

1 This voltage regulator offers output transistor safe-area protection. However, to maintain full protection, the device must be operated within the maximum input-to-output voltage differential ratings as listed on this data sheet under "Absolute Maximum Ratings." For applications violating these limits, device will not be fully protected.

## Connection Diagram TO-3 Metal Package




(Top View)

#### Order Information

Туре	Package	Code
μA78P05	Metal	6N
μA78P05	Metal	6N

Part No. μΑ78Ρ05SC μΑ78Ρ05SM

#### **Block Diagram**



**Absolute Maximum Ratings** 

Input Voltage Input-to-Output Voltage Differential, Output Short-Circuited

Internal Power Dissipation Operating Junction

Temperature

40 V

35 V

150°C

Military Temperature Range μA78P05SM

Commercial Temperature Range µA78P05SC

Storage Temperature Range Pin Temperature

(Soldering, 60 s)

-55°C to +150°C

0°C to +150°C -55°C to +150°C

300°C

μ**Α78P05** 

Electrical Characteristics  $T_J = 25$ °C,  $V_{IN} = 10$  V,  $I_{OUT} = 2.0$  A unless otherwise specified

70 W @ 25°C Case


			Limits			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
Vout	Output Voltage	I _{OUT} = 2.0 A	4.85	5.0	5.25	٧
$\Delta V_{OUT}$	Line Regulation (Note 2)	V _{IN} = 8 to 25 V		10	50	mV
ΔV _{OUT}	Load Regulation (Note 2)	10 mA $\leq$ I _{OUT} $\leq$ 5 A		25	40	mV
ΔV _{OUT}	Load Regulation (Note 2)	$10 \text{ mA} \leq I_{\text{OUT}} \leq 10 \text{ A}$		50	75	mV
la	Quiescent Current	I _{OUT} = 0		3.4	10	mA
RR	Ripple Rejection	I _{OUT} = 1.0 A, f = 120 Hz, 5.0 V _{pk-pk}	60			dB
V _n	Output Noise	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz}$		40		μVRMS
\/	Dropout Voltage (Note 2)	I _{OUT} = 5.0 A		2.0	2.3	V
V _{DD}	Dropout Voltage (Note 3)	I _{OUT} = 10 A		2.5	3.0	V
los	Short-Circuit Current Limit			14		Apk

#### **Notes**


- 2. Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width  $\leq$  1 ms and a duty cycle  $\leq$  5%. Full Kelvin connection methods must be used to measure these parameters.
- 3. Dropout Voltage is the input-output voltage differential that causes the output voltage to decrease by 5% of its initial value.

#### **Typical Performance Curves**


#### **Output Noise Voltage**



#### **Output Impedance**




#### **Maximum Power Dissipation**




#### _

#### Typical Performance Curves (Cont.)


#### **Short Circuit Current**




#### **Quiescent Current**




#### **Dropout Voltage**




#### **Line Regulation**




#### Line Transient Response




#### **Ripple Rejection**




#### **Load Regulation**




#### **Load Transient Response**



#### Output Voltage Deviation vs Junction Temperature



#### **Basic Test Circuit**



#### **Design Considerations**

This device has thermal-overload protection from excessive power and internal short-circuit protection which limits the circuit's maximum current. Thus, the devices are protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θ _{JC}	Max θ _{JC}	
TO-3	1.5	1.8	

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J:  

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$

#### Where:

T_J = Junction Temperature
T_A = Ambient Temperature
P_D = Power Dissipation

 $\theta_{
m JC}$  = Junction-to-case thermal resistance  $\theta_{
m CA}$  = Case-to-ambient thermal resistance  $\theta_{
m CS}$  = Case-to-heat sink thermal resistance  $\theta_{
m SA}$  = Heat sink-to-ambient thermal resistance The  $\mu$ A78P05 is designed to operate without external compensation components. However, the amount of external filtering of this voltage regulator depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 1  $\mu$ F solid tantalum capacitor should be used at the input. A 0.1  $\mu$ F capacitor should be used at the output to reduce transients created by fast switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.

## FAIRCHILD

A Schlumberger Company

## μΑ78Η12Α 5-Amp Voltage Regulator

**Hybrid Products** 

#### **Description**


The  $\mu$ A78H12A is a hybrid regulator with 12.0 V fixed output and 5.0 A output capability. It has the inherent characteristics of the monolithic 3-terminal regulators; i.e., full thermal overload, short-circuit and safe-area protection. All devices are packaged in hermetically sealed TO-3s providing 50 W power dissipation. If the safe operating area is exceeded, the device shuts down, rather than failing or damaging other system components (Note 1). This feature eliminates costly output circuitry and overly conservative heat sinks typical of high-current regulators built from discrete components.

- **5.0 A OUTPUT CURRENT**
- INTERNAL CURRENT AND THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT PROTECTION**
- LOW DROPOUT VOLTAGE (TYPICALLY 2.3 V @ 5.0 A)
- **50 W POWER DISSIPATION**
- STEEL TO-3 PACKAGE

#### Note

 This voltage regulator offers output transistor safe-area protection. However, to maintain full protection, the device must be operated within the maximum input-to-output voltage differential ratings, as listed on this data sheet under "Absolute Maximum Ratings." For applications violating these limits, device will not be fully protected.

## Connection Diagram TO-3 Metal Package




(Top View)

#### Order information

Type	Package	Code	
μA78H12A	Metal	GN	
μA78H12A	Metal	GN	

Part No. μΑ78H12ASC μΑ78H12ASM

#### **Block Diagram**



**Absolute Maximum Ratings** 

Input Voltage

Input-to-Output Voltage Differential, Output Short-

Circuited

Internal Power Dissipation **Operating Junction** 

Temperature Military Temperature Range μA78H12ASM

40 V

35 V

150°C

Commercial Temperature

Range

μA78H12ASC

Storage Temperature Range

Pin Temperature (Soldering, 60 s) 0°C to +150°C

-55°C to +150°C

300°C

-55°C to +150°C

50 W @ 25°C Case

μ**Α7812A** 

Electrical Characteristics  $T_J = 25$ °C,  $V_{IN} = 19$  V,  $I_{OUT} = 2.0$  A unless otherwise specified


Symbol			Limits			
	Characteristic	Condition	Min	Тур	Max	Unit
Vout	Output Voltage	I _{OUT} = 2.0 A	11.5	12	12.5	V
ΔV _{OUT}	Line Regulation (Note 2)	V _{IN} = 16 to 25 V		20	120	mV
$\Delta V_{OUT}$	Load Regulation (Note 2)	10 mA $\leq$ I _{OUT} $\leq$ 5.0 A		20	120	mV
la	Quiescent Current	I _{OUT} = 0, V _{IN} = 17 V		3.7	10	mA
RR	Ripple Rejection	I _{OUT} = 1.0 A, f = 120 Hz, 5.0 V _{pk-pk}	60			dB
V _n	Output Noise	$10 \text{ Hz} \le \text{f} \le 100 \text{ kHz}, \text{V}_{\text{IN}} = 17 \text{ V}$		75		VRMS
	Dropout Voltage (Note 3)	I _{OUT} = 5.0 A		2.3	2.5	V
$V_{DD}$	Dropout voltage (Note 3)	I _{OUT} = 3.0 A		2.0	2.3	V
los	Short-Circuit Current Limit			7.0	12.0	Apk

#### Notes


- 2. Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width  $\leq$  1 ms and a duty cycle  $\leq$  5%. Full Kelvin connection methods must be used to measure these parameters.
- 3. Dropout Voltage is the input-to-output voltage differential that causes the output voltage to decrease by 5% of its ınıtıal value.

#### **Typical Performance Curves**


#### **Output Impedance**



#### **Output Noise Voltage**




#### **Maximum Power Dissipation**




#### 9

#### Typical Performance Curves (Cont.)


#### **Short Circuit Current**




#### **Quiescent Current**




#### **Dropout Voltage**




#### Line Regulation




#### Line Transient Response




#### Ripple Rejection




#### **Load Regulation**




#### **Load Transient Response**



#### Output Voltage Deviation vs Junction Temperature



#### **Basic Test Circuit**



#### **Design Considerations**

This device has thermal-overload protection from excessive power and internal short-circuit protection which limits the circuit's maximum current. Thus, the device is protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	<b>Typ</b> θJC	Max θ _{JC}
TO-3	1.8	2.5

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for TJ:

$$T_{.I} = T_A + P_D (\theta_{.IC} + \theta_{.IA})$$

#### Where:

T_J = Junction Temperature T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{\rm JC}$  = Junction-to-case thermal resistance  $\theta_{CA}$  = Case-to-ambient thermal resistance

 $\theta_{CS}$  = Case-to-heat sink thermal resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal resistance

The devices are designed to operate without external compensation components. However, the amount of external filtering of these voltage regulators depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 1  $\mu$ F solid tantalum capacitor should be used at the input. A 0.1  $\mu$ F capacitor should be used at the output to reduce transients created by fast switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.

# FAIRCHILD

A Schlumberger Company

# μA78HGAPositive Adjustable5-Amp Voltage Regulator

**Hybrid Products** 


#### Description

The  $\mu$ A78HGA is an adjustable 4-terminal positive voltage regulator capable of supplying in excess of 5.0 A over a 5.0 V to 24 V output range. Only two external resistors are required to set the output voltage.

The  $\mu$ A78HGA is packaged in a hermetically sealed TO-3, providing 50 W power dissipation. The regulator consists of a monolithic chip driving a discrete seriespass element. A beryllium-oxide substrate is used in conjunction with an isothermal layout to optimize the thermal characteristics of each device and still maintain electrical isolation between the various chips. This unique circuit design limits the maximum junction temperature of the power output transistor to provide full automatic thermal overload protection. If the safe operating area is ever exceeded (Note 1), the device simply shuts down rather than failing or damaging other system components. This feature eliminates the need to design costly regulators built from discrete components.

- **5.0 A OUTPUT CURRENT**
- **INTERNAL CURRENT AND THERMAL LIMITING**
- **INTERNAL SHORT CIRCUIT CURRENT LIMIT**
- LOW DROPOUT VOLTAGE (TYPICALLY 2.3 V @ 5.0 A)
- **50 W POWER DISSIPATION**
- ELECTRICALLY NEUTRAL CASE
- **STEEL TO-3 PACKAGE**
- ALL PIN-FOR-PIN COMPATIBLE WITH µA78HG

## Connection Diagram TO-3 Metal Package




(Top View)

Order Information					
Туре	Package	Code			
μA78HGA	Metal	JA			
μA78HGA	Metal	JA			

Part No. μΑ78HGASC μΑ78HGASM

#### Block Diagram—Positive Adjustable Voltage Regulator



Notes on following pages

**Absolute Maximum Ratings** 

Input Voltage 40 V

Internal Power Dissipation Maximum Input-to-Output

Voltage

Differential Output Short Circuit

Operating Junction

Temperature

Military Temperature Range

μA78HGASM

50 W @ 25°C Case

35 V 150°C

-55°C to +150°C

Commercial Temperature

Range

μA78HGASC Storage Temperature Range

Pin Temperature (Soldering, 60 s) 0°C to +150°C

-55°C to +150°C

300°C

Electrical Characteristics T_J = 25°C, V_{IN} = 10 V, I_{OUT} = 2.0 A unless otherwise specified


Symbol			Limits			
	Characteristic	Condition (Note 3)	Min	Тур	Max	Unit
Vout	Output Voltage (Note 4)	$I_{OUT} = 2.0 \text{ A}, V_{IN} = V_{OUT} + 3.5 \text{ V}$	5.0		24	V
$\Delta V_{OUT}$	Line Regulation (Note 2)	V _{IN} = 7.5 to 25 V		0.2%	1%	V
$\Delta V_{OUT}$	Load Regulation (Note 2)	10 mA $\leq$ I _{OUT} $\leq$ 5.0 A		0.2%	1%	V
IQ	Quiescent Current	I _{OUT} = 0		3.4	10	mA
RR	Ripple Rejection	I _{OUT} = 1.0 A, f = 210 Hz, 5.0 V _{pk-pk}	60			dB
Vn	Output Noise	$\begin{array}{l} 10~\text{Hz} \leq \text{f} \leq 100~\text{kHz}, \\ \text{V}_{\text{IN}} = \text{V}_{\text{OUT}} + 5.0~\text{V} \end{array}$		50		μV _{RMS}
Van	Dropout Voltage (Note 5)	I _{OUT} = 5.0 A		2.3	2.5	V
$V_{DD}$	Diopout Voltage (Note 5)	I _{OUT} = 3.0 A		2.0	2.3	V
los	Short-Circuit Current Limit	V _{IN} = 15 V		7.0	12.0	Apk
V _C	Control Pin Voltage		4.85	5.0	5.25	V

#### Notes


- 1. This voltage regulator offers output transistor safe-area protection. However, to maintain full protection, the device must be operated within the maximum input-to-output voltage differential rating listed on the data sheet under "Absolute Maximum Ratings." For applications violating these limits, device will not be fully protected.
- 2. Load and line regulation are specified at constant junction temperature. Pulse testing is required with a pulse width  $\leq$  1 ms and a duty cycle  $\leq$  5%. Full Kelvin connection methods must be used to measure these parameters.
- 3. The performance characteristics of the adjustable series ( $\mu$ A78HGA) is specified for  $V_{OUT} = 5.0 \text{ V}$ , unless otherwise noted.
- 4.  $V_{OUT}$  is defined as  $V_{OUT} = \frac{R1 + R2}{R2}$ (V_{CONT}) where R1 and R2 are defined in the Basic Test Circuit diagram.
- 5. Dropout Voltage is the input-output voltage differential that causes the output voltage to decrease by 5% of its initial value.

#### **Typical Performance Curves**


#### **Output Impedance**



#### **Output Noise Voltage**




#### **Maximum Power Dissipation**




### 3

#### Typical Performance Curves (Cont.)


#### **Short Circuit Current**




#### **Quiescent Current**




#### **Dropout Voltage**




#### Line Regulation




#### Line Transient Response




Ripple Rejection




#### **Load Regulation**



#### **Load Transient Response**




#### Output Voltage Deviation vs Junction Temperature



#### **Test Circuit**

#### **Adjustable Output Voltage**



#### **Design Considerations**

This device has thermal-overload protection from excessive power and internal short-circuit protection which limits the circuit's maximum current. Thus, the device is protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used:

Package	Typ θ _{JC}	Max θ _{JC}
TO-3	1.8	2.5

$$P_{D(MAX)} = \frac{T_{J(max)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for 
$$T_J$$
:  
 $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$ 

#### Where:

T_J = Junction Temperature
T_A = Ambient Temperature
P_D = Power Dissipation

 $\theta_{
m JC}$  = Junction-to-case thermal resistance  $\theta_{
m CA}$  = Case-to-ambient thermal resistance  $\theta_{
m SA}$  = Heat sink-to-ambient thermal resistance

 $\theta_{CS}$  = Case-to-heat sink thermal resistance

This device is designed to operate without external compensation components. However, the amount of external filtering of this voltage regulator depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 1  $\mu F$  solid tantalum capacitor should be used at the input. A 0.1  $\mu F$  capacitor should be used at the output to reduce transients created by fast switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.

#### **Voltage Output**

The device has an adjustable output voltage from 5.0 V to 24 V which can be programmed by the external resistor network (potentiometer or two fixed resistors) using the relationship

$$V_{OUT} = V_{CONTROL} \left( \frac{R1 + R2}{R2} \right)$$

Example: If R1 = 0  $\Omega$  and R2 = 5 k $\Omega$ , then V_{OUT} = 5 V nominal. Or, if R1 = 10 k $\Omega$  and R2 = 5 k $\Omega$ , then V_{OUT} = 15 V.



A Schlumberger Company

## μΑ79HG 5 A Negative Adjustable Voltage Regulator


**Hybrid Products** 

#### **Description**

The  $\mu$ A79HG is an adjustable 4-terminal negative voltage regulator capable of supplying in excess of -5 A over a -24 V to -2.11 V output range. The  $\mu$ A79HG hybrid voltage regulator has been designed with all the inherent characteristics of the monolithic 4-terminal regulator; i.e., full thermal overload and short circuit protection. The  $\mu$ A79HG is packaged in a hermetically-sealed 4-pin TO-3 package providing 50 W power dissipation. The regulator consists of a monolithic chip driving a discrete-series pass element and short circuit detection transistors.

- -5.0 A OUTPUT CURRENT
- INTERNAL CURRENT AND THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT CURRENT LIMIT**
- LOW DROP-OUT VOLTAGE (TYPICALLY 2.2 V
- **50 W POWER DISSIPATION**
- **ELECTRICALLY NEUTRAL CASE**
- STEEL TO-3 CASE

#### Connection Diagram 4-Pin Metal Package




(Top View)

#### **Order Information**

Туре	Package	Code	Part No.
μA79HG	Metal	JA	μA79HGSC
μA79HG	Metal	JA	μA79HGSM

#### **Block Diagram**



**Absolute Maximum Ratings** 

Input Voltage Internal Power Dissipation Maximum Input-to-Output Voltage Differential -40 V 50 W @ 25°C Case Storage Temperature Range Pin Temperature

-55°C to +150°C

Pin Temperature (Soldering, 60 s)

300°C

Operating Junction
Temperature Range

0°C to +150°C

-35 V


 $\mu$ A79HG

Electrical Characteristics  $T_J = 25$  °C,  $V_{IN} = -10$  V and  $I_{OUT} = -2.0$  A unless otherwise specified.


	Limits					
Characteristic	Min	Тур	Max	Unit	Condition	
Input Voltage Range	-40		-7.0	٧		
Nominal Output Voltage Range	-24		-2.11	V	V _{IN} = V _{OUT} -5 V	
Output Voltage Tolerance			4	%(V _{OUT} )	$-40 \text{ V} \leq \text{V}_{\text{IN}} \leq -7 \text{ V}$	
Line Regulation		0.4	1.0	%(V _{OUT} )	$-40 \text{ V} \leq \text{V}_{\text{IN}} \leq -7 \text{ V}$	
Load Regulation		0.7	1.0	%(V _{OUT} )	$V_{\text{IN}} = V_{\text{OUT}} - 10 \text{ V},$ -10 mA $\leq I_{\text{OUT}} \leq -5.0 \text{ A}$	
Control Pin Current			3.0	μΑ		
Quiescent Current			-5.0	mA	$V_{IN} = -10 \text{ V}$	
Ripple Rejection		50		dB	$-18 \text{ V} \le \text{V}_{\text{IN}} \le -8.5 \text{ V}$ $\text{V}_{\text{OUT}} = -5 \text{ V}, \text{ f} = 120 \text{ Hz}$	
Output Noise Voltage		200		μV	10 Hz $\leq$ f $\leq$ 100 kHz, V _{OUT} = -5.0 V	
Dropout Voltage		2.2		٧	I _{OUT} = -5 A	
Short Circuit Current Limit		-8	-12	Α	$V_{IN} = -15 \text{ V}$	
Control Pin Voltage (Reference)	-2.35		-2.11	v	V _{IN} = -10 V	

#### **Typical Performance Curves**


#### **Short Circuit Current**



#### **Quiescent Current**




#### **Dropout Voltage**




#### Typical Performance Curves (Cont.)


#### Line Transient Response




#### **Load Regulation**




#### **Load Transient Response**




#### Output Voltage Deviation vs Junction Temperature




Control Current vs Temperature




Differential Control Voltage vs Input Voltage



#### **Maximum Power Dissipation**



#### Basic Test Circuit, Adjustable Output Voltage



$$VOUT = V_{CONT} \left( \frac{R1 + R2}{R2} \right)$$

#### **Design Considerations**

This device has thermal overload protection from excessive power and internal short circuit protection which limits the circuit's maximum current. Thus, the device is protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used.

Package	Тур	Max
	$ heta_{\sf JC}$	$ heta_{\sf JC}$
TO-3	1.8	2.5

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for 
$$T_J$$
:  
 $T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$ 

#### Where:

T_J = Junction Temperature

T_A = Ambient Temperature

P_D = Power Dissipation

 $\theta_{JC}$  = Junction-to-case thermal resistance

 $\theta_{CA}$  = Case-to-ambient thermal resistance

 $\theta_{CS}$  = Case-to-heat sink thermal resistance

 $\theta_{SA}$  = Heat sink-to-ambient thermal resistance

The device is designed to operate without external compensation components. However, the amount of external filtering of these voltage regulators depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 2  $\mu\rm F$  solid tantalum capacitor should be used at the input. A 1  $\mu\rm F$  capacitor should be used at the output to reduce transients created by fast

switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.

#### **Voltage Output**

The device has an adjustable output voltage from -2.11 to -24 V which can be programmed by the external resistor network (potentiometer or two fixed resistors) using the relationship:

$$V_{OUT} = V_{CONTROL} \left( \frac{R1 + R2}{R2} \right)$$

Example: If R1 = 0 
$$\Omega$$
 and R2 = 5 k $\Omega$ , then  $V_{OUT}$  = -2.11 V nominal.

Or, if R1 = 12.8 k $\Omega$  and R2 = 2.1 k $\Omega$  then V_{OUT} = -15 V.



A Schlumberger Company

## SH323 • SH223 • SH123 5 A, 3 V Voltage Regulator


**Hybrid Products** 

#### **Description**

The SH232 is a hybrid regulator with 5.0 V fixed output and 3.0 A output capability. It has the inherent characteristics of the monolithic 3-terminal regulators, i.e., full thermal overload, short circuit and safe area protection. All devices are packaged in hermetically sealed TO-3s providing 50 W power dissipation. If the safe operating area is exceeded, the device shuts down rather than failing or damaging other system components (Note 1). This feature eliminates costly output circuitry and overly conservative heat sinks typical of high-current regulators built from discrete components.

- **3.0 A OUTPUT CURRENT**
- INTERNAL CURRENT AND THERMAL OVERLOAD PROTECTION
- **INTERNAL SHORT CIRCUIT PROTECTION**
- LOW DROPOUT VOLTAGE (TYPICALLY 2.0 V @ 3.0 A)
- **50 W POWER DISSIPATION**
- **STEEL TO-3 PACKAGE**
- ALL PIN-FOR-PIN COMPATIBLE WITH THE LM323, SG323


## Connection Diagram 2-Pin Metal Package



(Top View)

Order Information						
Package	Code	Part No.				
Metal	GN	SH323SC				
Metal	GN	SH223SV				
Metal	GN	SH123SM				
	Package Metal Metal	Package Code Metal GN Metal GN				

#### **Block Diagram**



**Absolute Maximum Ratings** 

Input Voltage
Input-to-Output Voltage

Differential
Output Short Circuited

Internal Power Dissipation
Operating Junction Temperature

Operating Junction Temperatur Industrial Temperature Range

SH223SV

40 V

35 V

150°C

Military Temperature Range

SH123SM

Commercial Temperature Range SH323SC

Storage Temperature Range

Pin Temperature (Soldering, 60 s)

0°C to +150°C -55°C to +150°C

-55°C to +150°C

300°C

Electrical Characteristics  $T_J = 25$  °C,  $V_{IN} = 10$  V,  $I_{OUT} = 2.0$  A unless otherwise specified.

50 W @ 25°C Case

-25°C to +150°C

		Limits				
Symbol	Characteristic	Min	Тур	Max	Unit	Condition
V _{OUT}	Output Voltage	4.85	5.0	5.25	V	I _{OUT} = 2.0 A
$\Delta V_{OUT}$	Line Regulation (Note 2)		10	25	mV	V _{IN} = 7.5 to 25 V
$\Delta V_{OUT}$	Load Regulation (Note 2)		10	50	mV	10 mA $\leq$ I _{OUT} $\leq$ 3.0 A
lQ	Quiescent Current		3.0	10	mA	I _{OUT} = 0
RR	Ripple Rejection	60			dB	$I_{OUT} = 1.0 \text{ A, f} = 120 \text{ Hz, } 5.0 \text{ V}_{pk-pk}$
$\overline{V_n}$	Output Noise		40		μV _{RMS}	$10 \text{ Hz} \le f \le 100 \text{ kHz}, V_{IN} = 10 \text{ V}$
$V_{DD}$	Dropout Voltage (Note 3)		2.0	2.3	V	I _{OUT} = 3 A
los	Short Circuit Current Limit		7.0	12.0	Apk	V _{IN} = 10 V

#### Notes


- This voltage regulator offers output transistor safe area protection. However, to maintain full protection, the device must be operated within the maximum input-to-output voltage differential ratings, as listed on this data sheet under "Absolute Maximum Ratings." For applications violating these limits, device will not be fully protected.
- 2. Load and line regulation are specified at constant junction

temperature Pulse testing is required with a pulse width  $\leq 1$  ms and a duty cycle  $\leq 5\%$  Full Kelvin connection methods must be used to measure these parameters


Dropout Voltage is the input-output voltage differential that causes the output voltage to decrease by 5% of its initial value.

#### **Typical Performance Curves**


#### **Short Circuit Current**



#### **Maximum Power Dissipation**




#### **Dropout Voltage**




#### 3

#### Typical Performance Curves (Cont.)


#### Line Regulation




#### **Line Transient Response**




#### **Ripple Rejection**




#### **Load Regulation**




#### **Load Transient Response**




#### **V_{OUT}** vs Junction Temperature




#### **Output Impedance**



#### **Output Noise Voltage**




#### **Quiescent Current**



#### **Test Circuit**

#### **Fixed Output Voltage**



#### **Design Considerations**

This device has thermal overload protection from excessive power and internal short circuit protection which limits the circuit's maximum current. Thus, the device is protected from overload abnormalities. Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature (150°C). It is recommended by the manufacturer that the maximum junction temperature be kept as low as possible for increased reliability. To calculate the maximum junction temperature or heat sink required, the following thermal resistance values should be used.

Package	Тур	Max
	$\theta$ JC	$\theta$ JC
TO-3	1.8	2.5

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_{A}}{\theta_{JC} + \theta_{CA}}$$
$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J:  

$$T_J = T_A + P_D (\theta_{JC} + \theta_{CA})$$

#### Where:

T_J = Junction TemperatureT_A = Ambient TemperatureP_D = Power Dissipation

 $\theta_{
m JC}$  = Junction-to-case thermal resistance  $\theta_{
m CA}$  = Case-to-ambient thermal resistance  $\theta_{
m CS}$  = Case-to-heat sink thermal resistance  $\theta_{
m SA}$  = Heat sink-to-ambient thermal resistance

The device is designed to operated without external compensation components. However, the amount of external filtering of this voltage regulator depends upon the circuit layout. If in a specific application the regulator is more than four inches from the filter capacitor, a 1  $\mu F$  solid tantalum capacitor should be used at the input. A 0.1  $\mu F$  capacitor should be used at the output to reduce transients created by fast switching loads, as seen in the basic test circuit. These filter capacitors must be located as close to the regulator as possible.

Caution: Permanent damage can result from forcing the output voltage higher than the input voltage. A protection diode from output to input should be used if this condition exists.

Part No.

SH1605S



A Schlumberger Company

## SH1605 **5 A Efficient Switching Regulator**

**Hybrid Products** 

#### Description

The SH1605 is a hybrid switching regulator with high output current capabilities. It incorporates a temperature-compensated voltage reference, a dutycycle controllable oscillator, error amplifier, high current-high voltage output switch, and a power diode. The SH1605 can supply 5 A of regulated output current over a wide range of output voltage.

- STEP DOWN SWITCHING REGULATOR
- **OUTPUT ADJUSTABLE FROM 3.0 TO 30 V**
- **5 A OUTPUT CURRENT**
- **HIGH EFFICIENCY**
- **UP TO 150 W OUTPUT POWER**

#### Absolute Maximum Ratings TA = 25°C unless

V_{IN} - V_{OUT(min)} Input Voltage 5 V Output Current 6 A Operating Temperature T. 150°C Internal Power Dissipation 20 W Storage Temperature Range

**Duty Cycle** 

V₇₋₈ 17-8

otherwise specified


35 V Max

-65°C to +150°C  $20 \le D \le 80\%$ 

60 V

6 A

#### **Connection Diagram** 8-Pin TO-3 Type




Case = Ground

#### **Order Information**

Type Package Code SH1605 8G Metal

#### **Block Diagram**



<b>Electrical Characteristics</b>	$T_C = 25$ °C, $V_{IN} = 15$ V unless	otherwise specified.
-----------------------------------	---------------------------------------	----------------------

			SH160	SH1605			
Symbol	Characteristics	Conditions	Min	Тур	Max	Units	
Vout	Output Voltage	$V_{IN} \ge V_{O} + 5 V$ , $I_{O} = 2 A$	3.0		30.0	V	
Vs	Switch Saturation	I _{OUT} = 5.0 A, I _{OUT} = 2.0 A		1.5 1.0	2.0 1.2	V	
VF	Diode On Voltage	I _{OUT} = 5.0 A, I _{OUT} = 2.0 A		2.2 1.6	2.8 2.0	V	
Vcc	Supply Voltage		10		35	V	
I _{RD}	Diode Reverse Current	V _{RD} = 25 V		2.0		μΑ	
la	Quiescent Current	I _{OUT} = 0.2 A		30		mA	

#### **Reference and Oscillator Section**

V ₃	Voltage on Pin 3	2.5	V
$\Delta V_3/T$	V ₃ Temperature Coefficient	150	ppm/°C
14	Charging Current—Pin 4	25	μΑ
V ₄	Voltage Swing—Pin 4	0.5	V
l ₁ 4	Discharging Current—Pin 4	225	μΑ

#### **Switching Characteristics**

Symbol	Characteristics	Conditions	Min	Тур	Max	Units
t _r	Voltage Rise Time	I _{OUT} = 2.0 A I _{OUT} = 5.0 A		700 1.8		ns μs
t _f	Voltage Fall Time	I _{OUT} = 2.0 A I _{OUT} = 5.0 A		700 900		ns ns
ts	Storage Time	I _{OUT} = 5.0 A		2.6		μs
t _d	Delay Time	I _{OUT} = 5.0 A		2.5		μs

#### **Thermal Characteristics**


PD	Power Dissipation	I _{OUT} = 5.0 A V _{OUT} = 10 V	16	w
η	Efficiency	V _{OUT} = 10V, I _{OUT} = 5 A	75	%
$\theta_{J-C}$	Thermal Resistance		4.5	°C/W

#### Notes

¹  $\,\theta_{\mathrm{C-A}}$ . Typical is 30°C/W for natural convection cooling.

^{2.} For heatsinking requirements see power derating curve.

#### **Power Derating Curve**



#### **Design Equations**

Efficiency (
$$\eta$$
) =  $\frac{P_{OUT} \times 100}{P_{IN}}$ 

Transistor DC Losses (P_T) = 
$$I_{OUT} \times V_S \frac{t_{ON}}{t_{ON} + t_{OFF}}$$

Diode DC Losses (P_D) = 
$$I_{OUT} \times V_F = \frac{t_{OFF}}{t_{ON} + t_{OFF}}$$

Drive Circuit Losses (D_L) = 
$$\frac{V_{IN2}}{300} \times \frac{t_{ON}}{t_{ON} + t_{OFF}}$$

Switching Losses Transistor:

$$(P_S) = V_{IN} \times I_{OUT} \frac{t_r + t_f}{2(t_{ON} + t_{OFF})}$$

Transistor Duty Cycle = 
$$\frac{t_{ON}}{t_{ON} + t_{OFF}} = \frac{V_{OUT}}{V_{IN}}$$

Diode Duty Cycle = 
$$\frac{t_{OFF}}{t_{ON} + t_{OFF}} = 1 - \frac{V_{OUT}}{V_{IN}}$$

Power Inductor ( $P_L$ ) =  $I_{OUT}^2 \times R_L$  (Winding Resistance)

#### Efficiency:

$$(\eta) = \frac{V_{OUT} I_{OUT}}{V_{OUT} I_{OUT} + P_T + P_D + D_L + P_S + P_L} \times 100$$

#### Design Considerations

Figure 1 is a typical design of a step-down switching regulator using the SH1605.

#### **Nominal Design Objectives**

V_{OUT} = +5 V I_{OUT}(_{max}) = 5.0 A , I_{OUT}(_{min}) = 1.0 A V_{IN} = 12 to 18 V Line Regulation = 2% Load Regulation = 2% Ripple (max) = 0.1 V_{pk-pk} Efficiency = 70%

First, R3 is calculated from Equation 5:

R3 = 
$$\frac{(2 \times 10^3)(V_{OUT} - 2.5)}{2.5}$$
 = 2 k $\Omega$ 

Since the required I_{OUT(min)} is 1 A to maintain continuous operation, the peak-to-peak current excursion must be equal to 2 A or less, i.e.,

$$\Delta I_1 = 2 I_{OUT(min)}$$

To calculate the value of the inductor, assume the nominal on time of the system as  $60 \mu s$ . This value is chosen keeping the efficiency/component-size tradeoff in mind. From *Equation 1*.

L1 = 
$$\left(\frac{V_{\text{IN}} - V_{\text{OUT}}}{\Delta I_1}\right) t_{\text{on}} = \frac{10}{2} (6 \times 10^{-5}) = 300 \,\mu\text{H}$$
  
where  $V_{\text{IN(nom)}} = 15 \,\text{V}, t_{\text{on}} = 60 \,\mu\text{s}$   
 $\Delta I_1 = 2 \,\text{A}$ 

One very important element in achieving the optimum performance in a switching regulator is to insure the inductor is kept below the specified saturation limits.

Since the timing capacitor controls the 60  $\mu$ s on time,  $C_T$  can be determined using *Equation 7*:

$$C_T = \frac{(t_{on})(I_C)}{\Delta V} = \frac{(6 \times 10^{-5})(2.5 \times 10^{-5})}{5 \times 10^{-1}} = 3000 \text{ pF}$$

where  $I_C = 25 \mu A$  nominal per data sheet.

The final step is to determine the requirements for the output capacitor  $C_{\rm O}$  to obtain the desired value of ripple voltage. Consideration must be given to the absolute value of  $C_{\rm O}$  as well as the internal effective series resistance (ESR). Since the capacitor size is inversely proportional to the operating frequency, the lowest frequency of operation must be calculated. Minimum operating frequency can be determined by using  $\Delta l_{1(max)}$  vs  $\Delta l_{1(nom)}$  in Equation 9.

Minimum Frequency = 
$$\frac{1}{1.3 \times 10^{-4}}$$
 = 7.7 kHz

The output capacitor can now be determined as follows:

$$C_{O(min)} = \frac{\Delta 1_1}{(8 f_{(min)} V_{ripple(max)})}$$

$$= \frac{2}{(8 \times 7.7 \times 10^3) \times (1 \times 10^{-1})}$$

$$= 325 \mu F$$

The maximum acceptable ESR is therefore

$$ESR(max) = \frac{V_{ripple(max)}}{\Delta I_{1(max)}} = 0.025\Omega$$


Normally, the minimum capacitance value should be increased considerably if a low ESR capacitor is not used.

As a final step for minimizing switching transients at the device input, a low ESR capacitor must be used for decoupling purposes between the input terminal and ground.

The SH1605 is a highly versatile building block for high current, step-down switching regulator systems. However, to attain optimum performance and reliability the following guidelines should be followed:

- Keep operating period long, relative to the device switching times, for optimum efficiency.
- Insure that the inductor stays out of saturation and minimize the series resistance.
- Use high quality capacitors for input and output to minimize ripple and noise.

Fig. 1 Design Example



#### Note

Circuit Performance

 $V_{IN} = 12-18 \text{ V}$ 

 $V_{OUT} = 5.06 \text{ V}$ 

Load Reg = 50 mV (1 A  $\leq$  I_{OUT}  $\leq$  5 A)

Line Reg = 50 mV (12 V  $\leq$  V_{IN} 18 V)

SH1605 must be mounted on a heat sink with a maximum thermal resistance of  $\phi_{\mbox{CA}} \leq$  4° C/W



Indices, Cross Reference and Order Information	
Voltage Regulators	
Hybrid Voltage Regulators	3
Operational Amplifiers	ľ
Comparators	ļ
Interface	
Data Acquisition	
Telecommunications	1
Special Functions	Ş
HI Rel Processing	1
Package Outlines	1

Fairchild Sales Offices

12



**Linear Products** 

#### What is an OP AMP?

An operational amplifier is a direct-coupled high-gain amplifier, often powered by both a positive and a negative supply so that the output can swing both above and below ground. When used by itself, the op amp is limited, because the high gain (80 dB or much higher) causes saturation, since the output swings as far as possible toward one of the supplies. However, with feedback applied in a closed-loop configuration, the op amp becomes a useful device. Since the properties of the closed-loop circuit depend primarily on characteristics of the feedback components rather than the op amp, and since typical feedback components, i.e., resistors and capacitors, have high precision and low drift, closed-loop op amp circuits can be very accurate and stable.

The name operational amplifier is derived from one of the original uses of closed-loop op amp circuits, performing mathematical operations in analog computers. Early op amps used a single, ground-referenced inverting input, where a positive voltage change at the input caused a negative change at the output. The more versatile, modern op amps have two floating inputs—one inverting and one non-inverting. Since an op amp responds equally to the two inputs, the output depends on the difference between the inputs, known as differential inputs. A common-mode signal, applied equally to both inputs, is ignored since there is no difference between inputs. By grounding one of the inputs, the differential amplifier becomes a ground-referenced amplifier.

With negative feedback applied to an inverting input, the op amp continually adjusts the output to minimize (or null) the differential input voltage. Because the gain of the op amp is so high, the nulled input voltage is always small, regardless of the output voltage. For example, if the gain is 100,000 and output is at 10 V, the differential input is only 100  $\mu V$ , a negligible voltage. Thus, it can be said that the op amp with negative feedback is continually adjusting the outputs to keep the inputs at the same voltage.

### **Major dc Parameters**

There are seven important parameters that are tested and guaranteed on all modern IC op amps. In the following discussions, input voltage refers to the differential voltage at zero common-mode voltage.

### Input Offset Voltage Vos

Ideally, the output voltage should be zero when the input voltage is zero, but practically, there will always

be small mismatches in the amplifier components. Input offset voltage is the input voltage required to zero the output, typically a millivolt or two.  $V_{OS}$ , usually caused by mismatches in the base-emitter voltages of the amplifier input transistors, is undesirable in a direct-coupled circuit because the circuit will usually amplify it, causing a large dc error, which is temperature-dependent.

To avoid the effects of input currents, V_{OS} should ideally be measured at zero source impedance (resistance from each input to ground). For testing purposes, some low impedance, usually 50 ohms, is used.

### Input Bias Current IB

Although op amp inputs ideally draw no current, practically, some bias current must flow into each input. For op amps with bipolar transistors at the input, IB is the base current of the input transistor, typically 100 nA. Where source impedance is low, IB has no effect; but in high-impedance circuits, a voltage (IB x source resistance) will appear at the amplifier input. This error is similar to VOS and is also temperature-dependent.

Because of the design of differential stages, the two  $I_{BS}$  of an op amp vary with the input voltage, but their sum remains constant. The parameter usually tested is the total input bias current  $I_{B(Total)} = (I_{B(inverting)} + I_{B(noninverting)})$ .

The average input bias current specified on data sheets is just  $I_{B(Total)}/2$ .

Occasionally, it is necessary to measure the two input currents separately. To make  $I_{B(Total)}$  divide evenly between the two inputs and not in a random way, dependent on  $V_{OS}$ , the standard convention is to null the op amp in a feedback loop.

### Input Offset Current Ios

Because an op amp has differential inputs, many of the effects of the two input currents can be eliminated if both currents are equal, since equal effects at both inputs would cancel. Practically, the two input currents cannot be made exactly equal, so the difference between them is specified. The input offset current is the difference between the two input currents when the op amp is nulled. In applications where the inputs are operated from equal source impedance, los is the parameter of interest.

In op amps with a simple input stage, like the  $\mu$ A709 or  $\mu$ A749, I_{OS} is dependent on the beta match of the input transistors. In more complicated devices, like

the  $\mu A741$ ,  $I_{OS}$  also depends on matching the current sources that supply the input transistors.

### High-Impedance Composite Input Offset Voltage Vos 10 k

The input offsets of an op amp are fully specified by either:

Vos, IB(inv), IB(ninv) or Vos, Ios, IB(Total)

In either case, common-mode and differential input voltages can be calculated for any source resistances, equal or unequal. In applications with equal source resistors, VOS dominates at low impedances and los dominates at high impedances. At some intermediate resistance, VOS and IOS effects are about equal and may add or cancel, depending on their signs which are statistically uncorrelated. If they add, the composite offset will be greater than VOS and may even be greater than the data sheet limit for VOS. To guard against this possibility, a high-impedance composite input offset voltage at a specified source resistance, usually 10 k, is tested and guaranteed. VOS 10 k is not an independent parameter of an op amp; it is a calculated number, determined by the interaction of the independent parameters VOS and IOS with external source resistors.

### Voltage Gain

The gain of an op amp, as with any other amplifier, is the ratio of a change in the output voltage to a change in the input voltage. Gain can be specified in V/V or in dB. The symbol AVOL in used to indicate open-loop voltage gain, the gain of the amplifier without feedback.

### Common Mode Rejection Ratio CMRR

Ideally, an op amp ignores common-mode signals. Practically, there will always be some small response. The standard convention for measuring this response is to null the amplifier, then measure the change in  $V_{OS}$  when large common-mode voltages are applied. The common mode rejection ratio CMRR is the ratio of change in  $V_{OS}$  to the change in common-mode voltage, specified in dB. To avoid a minus sign (-100 dB, -70 dB), CMRR is often specified "upsidedown" as the change in common-mode voltage over the change in  $V_{OS}$ . Typical op amps have 80 to 100 dB CMRR.

#### **Power Supply Rejection Ratio PSRR**

Power supply rejection ratio is a measure of the ability of the op amp to ignore changes in the power supply voltages. The change in VOS is measured as the supplies are varied. Power supply rejection ratio PSRR is the ratio of the change in VOS to the total change in power supply voltage. For example, if the supplies vary from  $\pm$ 5 V to  $\pm$ 20 V, the total change is 40 - 10 = 30 V. PSRR is usually specified in  $\mu$ V/V or sometimes in dB, in which case the "upside-down" form is used. Typical op amps have 30  $\mu$ V/V (90 dB) PSRR.

#### Minor dc Parameters Usually Specified

### **Output Swing**

Ideally, the output voltage of an op amp should be able to swing all the way to either supply. However, real op amps saturate within a volt or two of the supplies, depending on how many base-emitter junctions and/or saturated transistors are involved. Op amp output stages are usually complementary-symmetry emitter followers, so output impedance is low, whether the op amp is sinking or sourcing output current. To ensure that both the npn and pnp are operating, both positive and negative swing are tested, with an external resistor connected to load the output.

### Output Short-Circuit Current Isc

Most recent op amps have a protective current limit built into the output. If the output is short circuited or otherwise overloaded, the output current limits at some safe value, typically 25 mA. The current limit circuits for each direction of current (sourcing and sinking) are independent and must be tested separately, although they are designed to limit at the same value.

 $I_{SC}$  is generally tested under worst-case conditions. For example, an input voltage is applied to cause the output to swing to positive saturation, but the output is then shorted to the negative supply and held there while  $I_{SC}$  is read. This causes maximum power dissipation in the output transistor.

#### Supply Current Is or Isup

The standby current of the amplifier is measured when the output is at zero. In modern op amps that have no ground terminal, the standby current into the V+ lead is equal to the standby current out of the V- lead and could be measured at either terminal. In older op amps, such as the  $\mu$ A702, that do have a ground terminal, the currents must be measured separately.

#### **Power Consumption**

Power consumption is determined by multiplying the supply current times the total supply voltage. This parameter is guaranteed by the Is test.

### Offset Adjust V_{OS(adi)}

Some op amps have a pair of offset adjust terminals. Zero offset voltage can be obtained by adjusting a potentiometer connected between these terminals. Test each  $V_{OS(adj)}$  terminal by measuring  $V_{OS}$  while the terminal is shorted to  $V_-$ . This indicates the maximum effect of the terminal on  $V_{OS}$ .

#### **DC Stress Tests**

Data Sheets always include "absolute maximum" limits on common-mode input voltage, differential input voltage, and supply voltage. To guarantee these ranges, any of several tests can be performed. Sometimes a measurement is taken during the test if

there is some measurable indication of a failure. Other times, certain voltages are simply applied and removed before the main test sequence.

#### Common-Mode Stress

This is not usually tested. The inputs are moved over a large common-mode voltage range during CMRR; since the absolute maximum range is only slightly larger, a separate test is usually unnecessary.

### Differential Stress (Input Leakage - IL)

In this test, the inputs are subjected to absolute maximum differential input voltage. All of  $I_{B(Total)}$  will flow in the more positive input and the more negative input should see nothing but leakage. Breakdown occurs if the input stage is defective. Input leakage is often measured during the test.

### **Supply Stress**

Supply current is measured under absolute maximum supply voltages.

### Internal MOS Capacitor Test—Cap Stress

Many modern op amps include a small MOS capacitor on the chip to set the amplifier frequency response. The silicon dioxide dielectric of the cap is made only thick enough to withstand the absolute maximum total supply voltage. To test the dielectric, maximum supplies are applied and the circuit is swung to whichever state puts the full voltage across the cap. The output is often measured. Typically, if the dielectric ruptures, the amplifier will latch up in an improper state; the output will go negative when it should be positive.

### **AC Parameters**

Since ac parameters are not usually tested in production, only typical values are shown on the data sheet. However, three common ac parameters should be recognized.

### **Risetime and Overshoot**

The small-signal step response is a simple test that indicates both the bandwidth and stability of an amplifier under specified conditions. The risetime is related to the bandwidth, and the overshoot is a measure of stability.

#### Slew Rate

Slew rate is a large-signal phenomenon resulting from the capacitor connected to adjust the small-signal frequency response. So that the capacitors can be small, they are usually connected to high-impedance nodes in the circuit, that receive dc bias from current sources. If the amplifier is to reproduce a large signal, such as a 10 V step, the circuit no longer behaves according to its small-signal model. The current source at the compensation node cannot pump enough current into the cap to move the output far enough, fast enough. If current (I) is provided to the cap (C), the output will *slew* toward the final value at a slew rate dV/dt = I/C. Slew rate limiting (or rate limiting) occurs with all large, fast signals when current to the capacitor is insufficient.

### The Basic OP AMP Test Loop


All op amps are basically alike, high-gain differential amplifiers. The reason there are so many different op amps is that no one circuit design can possibly optimize all the dc and ac parameters. Op amps are designed to optimize a parameter (high gain, low power consumption, etc.) for particular applications. Fortunately for test engineers, however, the similarities of all op amps are so great that a single test circuit can be used to perform all standard dc tests. This circuit, shown in *Figure 8-1*, is the basic op amp test loop.

Performing all tests requires five power supplies: the V+ and V- supplies for the device under test (DUT), a control voltage  $V_C$  applied at the loop control terminal, and supplies to run the nulling amplifier, usually  $\pm$  15 V or  $\pm$  20 V.

Operation of the test loop, with all relays closed, is as follows:

- The inverting input of the nulling amplifier is the control terminal of the loop. The DUT output is connected to the non-inverting input of the null amplifier.
- The null amplifier output controls the DUT input through the feedback divider.
- There is one inversion in the loop, provided by the DUT. Therefore, the null amplifier operates with negative feedback.

Fig. 8-1 Basic Op Amp Test Loop



- With negative feedback, the null amplifier continually adjusts its output to keep its input voltages equal.
- Therefore, the null amplifier adjusts the loop output so that the DUT output follows the control terminal.

The input node voltage,  $V_N$  in Figure 8-1, is always 1/1000th of the loop output voltage (actually it is 1/1001th, but it is common to neglect the 0.1% error). Thinking in reverse, the circuit has a closed-loop gain of 1000 and any voltage  $V_N$  appears 1000 times larger at the loop output. Since the input voltages to the nulled op amp are always very small, the gain simplifies measurements.

### Equations for V_N

Figure 8-2 shows the DUT portion of the test loop, leaving out the 50  $\Omega$  resistors since their effect is negligible in this analysis.  $V_{OS}$  is represented as a small voltage source moved outside the op amp. Current flows into both inputs of the op amp. With  $V_{N}$  adjusted by feedback to produce a DUT output of zero, and with  $V_{OS}$  accounted for externally, no voltage exists between the op amp inputs; zero in means zero out.  $V_{N}$  equations can now be written for the various settings of K2 and K3

K2 closed, K3 closed: VN1 = VOS

The input bias currents have no effect because there is no source resistance.

K2 closed, K3 open:  $V_{N2} = V_{OS} - I_{B(ninv)} \times 10 \text{ k}$ 

With only K3 open,  $V_N$  is a composite voltage involving  $V_{OS}$  and  $I_{B(ninv)}$ . To test  $I_{B(ninv)}$ , measure  $V_{N2}$ , then subtract it from  $V_{N1}$  (equal to  $V_{OS}$ ).

K2 open, K3 closed:  $V_{N3} = V_{OS} + I_{B(inv)} \times 10 \text{ k}$ 

To measure IB(inv), subtract VOS from VN3.

K2 open, K3 open:

 $V_{N4} = -I_{B(ninv)} (10 k) + V_{OS} + I_{B(inv)} (10 k)$ 

 $= V_{OS} + (I_{B(inv)} - I_{B(ninv)})$  (10 k)

 $= V_{OS} + I_{OS} (10 \text{ k})$ 

 $= V_{OS}$  10 k

 $\rm V_{N4}$  is the high-impedance composite input offset voltage. To measure  $\rm I_{OS}$ , subtract  $\rm V_{OS}$  from  $\rm V_{N4}$ .


Each relay setting combination provides an easy way to measure some important parameter of the op amp. For a measurement of  $I_{B(total)}$ , measure  $V_{N3}$  and subtract it from  $V_{N2}$ .

 $\Delta V_N = V_{OS} + I_{B(inv)} (10 \text{ k}) + I_{B(ninv)} (10 \text{ k}) - V_{OS}$ 

 $= (I_{B(inv)} + I_{B(ninv)}) (10 k)$ 

 $= I_{B(total)} (10 k)$ 

Fig. 8-2 Simplified Input Circuit For Calculating VN



### Testing Using the Op Amp Test Loop

For the following tests of op amp parameters, refer to the test loop schematic, *Figure 8-1*, whenever necessary. All relays are normally closed.

Input Offset Voltage VOS

Set the loop control voltage  $V_C$  to zero. The nulling amplifier immediately adjusts the loop output to zero the DUT output. By definition, the input node voltage  $V_N$  equals  $V_{OS}$ ; therefore, the loop output is 1000  $V_{OS}$ . For example, if the loop output reads 1.0 V,  $V_{OS}$  is 1.0 mV.

### Input Currents (Separately)

Measure V_{OS}. Then open K2 and K3 alternately and compute the changes in V_N as previously described. Because 1000 V_N is always read at the loop output, a voltage change  $\Delta V_N = 1000 \times I_B \times 10$  k will be measured. Thus, if  $I_B$  is 100 nA, the measured change will be 1.0 V.

Total Input Bias Current IB(total)

This was explained in the previous section. Measure  $V_{N2}$ ; then measure  $V_{N3}$  and subtract. The measured change at the loop output is  $1000 \times I_{B(total)} \times 10$  k. An alternate method to test  $I_{B(total)}$  is to open K1 and K4, tie pins 1 and 2 together, and use a current meter to read  $I_{B(total)}$ . The industry trend is for dynamic testing, however, since there is some small inaccuracy associated with the latter method.

High-Impedance Composite Input Offset Voltage  $V_{OS}$  10 k

Measure V_{N4} as previously described.

Input Offset Current IOS

Measure  $V_{OS}$ . Then measure  $V_{OS}$  10 k and subtract.  $\Delta V = (1000) (I_{OS}) (10 k)$ .

#### Gain

In testing low-gain ac amplifiers, such as audio amplifiers, the normal procedure is to apply a small, known input and measure the large ac output. When testing high-gain dc amplifiers, such as op amps, the reverse procedure is used. The test loop is used to vary the output over a large, known range, and the dc change at the input is measured.

A normal test for a DUT using  $\pm$  15 V supplies is to measure the average dc gain over the output range - 10 V to + 10 V. Since gain is always specified

with a load resistor, pin 6 should be grounded. Set  $V_C = -10 \text{ V}$ ; the null amplifier brings the DUT output to -10 V. Measure  $V_N$ . Then set  $V_C$  to +10 V; the null amplifier brings the DUT output to +10 V. Measure the change in  $V_N$ . For example, if the gain is 100,000 and the total output change is 20 V (-10 V to +10 V), the loop output change should be (1000) (20/100,000) = 200 mV.

Note that the DUT is tested at the inverting input; therefore, if the output goes from -10 V to +10 V (a positive change), a small negative change should be seen at the input.

As mentioned previously, gain is always tested with an external load resistor, often 2 k $\Omega$ . Since the op amp output stage must provide current to this resistor, the output stage must dissipate power. If the op amp is an IC, a thermal signal will then travel across the chip to the input stage, where it mixes with the true, circuitrelated input signal. Depending on the relative sizes of the circuit and thermal components, this may cause peculiar readings to occur during a gain test. If the thermal component partially cancels the circuit component, the change in V_N will be smaller than normal, indicating a larger gain. If the two components cancel, no change in VN will be read, indicating an effective gain of infinity. If the thermal component is larger than the circuit component, a wrong-polarity change in V_N will occur, indicating a "negative gain."

There is no general agreement in industry about the significance or seriousness of "negative gain." Devices that show negative gain in a test circuit usually behave normally in customer applications. Nevertheless, a device exhibiting a large negative gain may be questionable. Fairchild's policy is to allow a wrong-polarity reading of 20-100% of the right-polarity limit.

¹For a more complete discussion of thermal effects, see Solomon, J E "The Monolithic Op Amp A Tutorial Study," <u>IEEE</u> <u>Journal of Solid State Circuits</u>, Vol SC-9, No 6 (Dec, 1974)

To check the linearity of the op amp transfer function, gain is sometimes tested over two different parts of the output range. That is, instead of performing a single test as the output swings from  $-10\ V$  to  $+10\ V$ , gain is tested as the output swings from 0 V to  $+10\ V$ , and then from 0 V to  $-10\ V$ . Such testing will identify units that have very high gain over part of the output range and very low gain over the other part of the range.

Common Mode Rejection Ratio CMRR The definition of CMRR might imply that testing involves holding  $V_C$  at zero and opening K1, tying pins 1 and 2 together to a voltage  $V_{CM}$ , then varying  $V_{CM}$  and reading the change in  $V_N$  at the loop output. However, this method does not provide accurate results. Because of the 50  $\Omega/50~k\Omega$  feedback divider, only 99.9% of  $V_{CM}$  appears at the inverting input of the DUT. Since there is no divider at the non-inverting

input, 100% of  $V_{CM}$  appears there, causing a 0.1% differential signal injected by the unbalanced test circuit. This error, only 60 dB below  $V_{CM}$ , is disastrous, for devices typically have 80 to 100 dB CMRR.

The obvious solution is to add another 50 k $\Omega$  resistor from the non-inverting input to ground, which should attenuate V_{CM} equally at both inputs to eliminate the differential error signal. The problem now becomes one of accurately matching the dividers. Advanced analysis of the four resistors as a bridge circuit indicates that, with careful matching, quite high CMRRs can be measured.

An easier solution eliminates the need for precisely matched pairs of precision resistors. Instead of holding V+, V- and  $V_{\rm C}$  constant and moving pins 1 and 2, perform the inverse procedure. For example, to apply a  $V_{\rm CM}$  of +10 V, leave K1 closed and change V+ from +15 V to +5 V. Then change V- from -15 V to -25 V and change  $V_{\rm C}$  from 0 V to -10 V. From the point of view of the DUT, this is equivalent to the original method. The total supply voltage is still 30 V, the DUT output is still held at the midpoint between the supplies, and both inputs are 10 V above that midpoint, which makes  $V_{\rm CM} = +10$  V. However, from the point of view of the bridge, no  $V_{\rm CM}$  has been applied, pins 1 and 2 are at ground as always, and  $V_{\rm N}$  is the routine differential input voltage of the DUT.

This method permits accurate measurement of any CMRR without matched resistors. There is no need for a 50 k $\Omega$  resistor at the non-inverting input, since it would only shunt the 50  $\Omega$  resistor on all tests.

In summary, to measure CMRR, raise V+, V- and  $V_C$  to  $V_{CM}$  volts above nominal, and measure  $V_N$ . Then lower V+, V- and  $V_C$  to  $V_{CM}$  volts below nominal and measure the change in  $V_N$ .

Sometimes CMRR is tested with 10 k $\Omega$  source impedances (K2 and K3 open). In this case, any changes in  $I_{OS}$  contribute to the total change in  $V_N$ . A test with 10 k sources is not necessarily a more rigid test than with 50  $\Omega$ ; the change in  $V_N$  may be larger or smaller, depending on how the  $V_{OS}$  and  $I_{OS}$  components interact.

Power Supply Rejection Ratio PSRR The PSRR test is very direct and simple, with none of the problems that occur with CMRR testing. Hold  $V_{C}$  at zero, set both supplies to minimum values, and measure  $V_{N}$ . Then set both supplies to maximum values and measure the change in  $V_{N}$ . PSRR may also be tested with 10  $k\Omega$  source impedance.

Output Voltage Swings
Measure at pin 5, saturating the DUT output by applying a large differential input voltage.

There are three possible ways to saturate the DUT. The most direct way is to open K1 and K4 and apply the voltage directly across pins 1 and 2. Another way

is to open K4 only and apply a voltage at pin 9. This voltage is divided 1000:1, so 20 V at pin 9 will apply 20 mV to the DUT input, sufficient drive for almost any op amp. The third way is similar to the second except that all relays are closed and the null amplifier applies the 20 V to pin 9. Set V $_{\rm C}$  to 15 V; the null amplifier will immediately try to bring the DUT output to 15 V, but the DUT cannot swing all the way to V+. The null amplifier output eventually saturates around 18 V and the DUT output also saturates as desired.

Since output swings are always specified with a load resistor, pin 6 should be grounded.

### Output Short-Circuit Current ISC

This test involves the same procedure as in measuring voltage swing, except that instead of using load resistor on pin 6, connect a current meter from pin 5 to ground or to the worst-case opposite supply. When the DUT attempts to swing in response to the input, the current meter shorts the output and measures I_{SC}.

### Supply Current Is

Specifications usually indicate the DUT output should be zero, so set  $V_C$  to 0 and measure the current into pin 3. The state of the output has little effect on the  $I_S$  reading of recent op amps, biased internally by current sources. However, in earlier devices like the  $\mu$ A709,  $I_S$  is heavily dependent on the output state, even with nothing connected to the output.

### Offset Adjust VOS(adj)

The DUT of Figure 8-1 has no offset adjust pins. Devices with offset adjust pins have relays to connect them alternately, usually to V—.  $V_C$  should be set to zero and a measurement taken at the loop output. At the least, the measurement should guarantee that the adjust range is sufficient to eliminate the  $V_{OS}$  of the particular device being tested. A more rigid test might require enough range to eliminate the worst possible  $V_{OS}$ , even though the DUT has a lower  $V_{OS}$ .

### Common-Mode Stress

Open K1 and K4. Apply V_{CM} directly to pins 1 and 2.

#### Differential Stress (IL)

Open K1 and K4. Apply voltage directly across pins 1 and 2. Measure leakage at more-negative input.

#### Supply Stress

Perform supply current test at specified supplies.

### Cap Stress

Test like output voltage swings, using specified supplies and swinging output to specified state.

#### Common Variations of the Basic Test Loop

The test loop is never used in the exact simplified form shown in *Figure 8-1*. Each op amp has quirks that require some variations on the basic theme. The following are some common variations.

### AC Compensation Capacitors

While ac stabilization of the test loop is a complex topic, in general, each type of op amp has its own frequency response which may or may not be externally adjustable. When preparing a test loop for a particular device, it is necessary to use the frequency-response curves of the DUT and the null amplifier to determine which stabilization scheme to use and to predict which capacitors will be required.

### Loop Output Noise Filter

A small RC noise filter with time constant around 1 ms is usually attached to the loop output and all measurements taken through this filter. The waveforms at the filtered output often prove to be much cleaner than the unfiltered version.

### Source Resistors

Most general-purpose op amps are tested with 10 k $\Omega$  source resistors. However, op amps with very low input currents may use 50 k, 100 k, 1 M, or even 10 M resistors for improved resolution.

### Test Loop Gain

The most common form of the test loop, with 50  $k\Omega/$  50  $\Omega$  resistor combination, gives a gain of 1000. For certain tests, usually V_OS(adj), the 50  $k\Omega$  is split into a 45  $k\Omega$  and a 5  $k\Omega$  resistor, and the 45  $k\Omega$  resistor can be shorted with a relay to reduce the gain to 100. For devices with very low V_OS, a feedback resistor of 500  $k\Omega$  can be used to give a gain of 10,000.

#### MOSFETs in Place of K2 and K3

Some premium devices, such as the  $\mu A108,~\mu A156,~$  and  $\mu A725,~$  have extremely low  $I_{BIAS}$  and/or  $V_{OS}.$  When testing these units, if reed relays are used for K2 and K3, difficulty may arise with the low-level properties of the reeds. Typical problems include thermally-generated EMFs, leakage current, and flexing of the reeds after closing. MOSFETs are usually a good substitute when reeds prove unsatisfactory. The high contact resistance of FETs (100  $\Omega$ ) is not detrimental if the current passing through them is small, i.e., 1 nA. Benefits include clean switching, no thermal offsets, no leakage, no bounce, no microphonics, and no mechanical wear.

#### Conclusion

Because it works so well on the bench or in conjunction with high-speed automatic testers, the basic op amp test loop circuit is used universally by manufacturers and others who must test operational amplifiers. The test loop is so accurate and easy to use that it benefits even those who test only a few units on the bench.



A Schlumberger Company

### $\mu$ A709 High Performance Operational Amplifier

Linear Products


### Description

The  $\mu$ A709 is a Monolithic High-Gain Operational Amplifier constructed using the Fairchild Planar epitaxial process. It features low-offset, high-input impedance, large input common mode range, high output-swing under load and low-power consumption. The device displays exceptional temperature stability and will operate over a wide range of supply voltages with little performance degradation. The amplifier is intended for use in dc servo systems, high impedance analog computers, low level instrumentation applications and for the generation of special linear and nonlinear transfer functions.

### Absolute Maximum Ratings

Absolute Maximum hatings	
Supply Voltage	± 18 V
Internal Power Dissipation (Note)	
Metal Can	500 mW
Mini DIP	310 mW
DIP	670 mW
Flatpak	570 mW
Differential Input Voltage	±5.0 V
Input Voltage	± 10 V
Storage Temperature Range	
Metal and Flatpak	-65°C to +150°C
Molded DIPs	-55°C to +125°C
Operating Temperature Range	
Military ( $\mu$ A709A and $\mu$ A709)	-55°C to +125°C
Commercial (µA709C)	0°C to +70°C
Pin Temperature (Soldering)	
Metal Package, Flatpak (60 s)	300°C
Molded DIPs (10 s)	260°C
Output Short Circuit Duration	5 s

### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

Order Information Code Part No. Type **Package** μA709AHM μA709A Metal 5W μA709 μA709HM Metal 5W μA709C Metal 5W μA709HC

### Connection Diagram 8-Pin DIP




Order Information

TypePackageCodePart No. $\mu$ A709CMolded DIP9T $\mu$ A709TC


### Note

Rating applies to ambient temperature up to  $70^{\circ}$ C. Above  $70^{\circ}$ C ambient derate linearly at  $6.3 \text{ mW}/^{\circ}$ C for metal package,  $8.3 \text{ mW}/^{\circ}$ C for DIP,  $7.1 \text{ mW}/^{\circ}$ C for the flatpak and  $5.6 \text{ mW}/^{\circ}$ C for the 8-pin DIP.

### Connection Diagram 14-Pin DIP



### Connection Diagram 10-Pin Flatpak




**Order Information** 

Type	Package	Code	Part No.
μΑ709Α	Flatpak	3F	μA709AFM
μΑ709	Flatpak	3F	μA709FM

Order Information

Type μA709C Package Molded DIP Code 9A Part No. μΑ709PC

### **Equivalent Circuit**




μA709A, μA709 and μA709C Electrical Characteristics  $T_A = +25$ °C, ±9 V  $\le$  V_S  $\le$  ±15 V = 709A = 7


			709A			709			7090	C(V _S	± 15 V)	
Character (see defin		Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offse	t Voltage	$R_S \leq 10 \text{ k}\Omega$		0.6	2.0		1.0	5.0		2.0	7.5	mV
Input Offse	t Current			10	50		50	200		100	500	nA
Input Bias	Current			100	200		200	500		300	1500	nA
Input Resis	stance		350	700		150	400		50	250		kΩ
Output Res	sistance			150			150			150		Ω
Supply Cur	rrent	$V_S = \pm 15 V$		2.5	3.6							mA
Power Cor	sumption	$V_S = \pm 15 V$		75	108		80	165		80	200	mW
Transient	Risetime	$\begin{array}{l} V_S = \pm15~V \\ V_{IN} = 20~mV \\ R_L = 2~k\Omega \\ C1 = 5~nF \end{array}$			1.5		0.3	1.0		0.3		μS
Response	Overshoot	$\begin{aligned} \text{R2} &= 50\Omega\\ \text{CL} &\leq 100~\text{pF}\\ \text{R1} &= 1.5~\text{k}\Omega\\ \text{C2} &= 200~\text{pF} \end{aligned}$			30		10	30		10		%
The follow	ing specifica	ations apply for the	operatir	ng tem	oerature	range					-	
Input Offse	t Voltage	$R_S \leq 10 \text{ k}\Omega$			3.0	<u> </u>	1	6.0			10.0	mV
Coefficient		$R_S = 50\Omega$		1.8	10	į	3.0					μV/°C
Input Offse	et Voltage	$R_S \leq 10 \text{ k}\Omega$		4.8	25		6.0					
Input Offse	t Current	T _A = HIGH		3.5	50		20	200				nA
	- Ourrein	T _A = LOW		40	250		100	500			750	
Coefficient		T _A = +25°C to +125°C		0.08	0.5							nA/°C
Input Offse	et Current	T _A = +25°C to -55°C		0.45	2.8							
Input Bias	Current	$T_A = -55$ °C		300	600		500	1500			2000	μΑ
Input Resis	stance	$T_A = -55$ °C	85	170		40	100		35	80		kΩ
Input Volta	ge Range	V _S = ± 15 V	±8.0	± 10		±8.0	± 10		±8	± 10		٧
Common M Rejection		$R_S \leq 10 \text{ k}\Omega$	80	110		70	90					dB
Supply Vo	•	$R_S \leq 10 \text{ k}\Omega$		40	100		25	150				μ <b>V</b> / <b>V</b>
Large Sigr Voltage G		$V_S = \pm 15 \text{ V}$ $R_L \ge 2 \text{ k}\Omega$ $V_{OUT} = \pm 10 \text{ V}$	25		70	25	45	70	15	45		V/mV
Output Vol	tage	$V_S = \pm 15 \text{ V}$ $R_L \ge 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14					V
Swing		$V_S = \pm 15 \text{ V}$ $R_L \ge 2 \text{ k}\Omega$	± 10	± 13		± 10	± 13					
Ouranti C		T _A = HIGH		2.1	3.0							
Supply Cu	rrent	T _A = LOW		2.7	4.5							mA

### Typical Performance Curves for $\mu$ A709A


Voltage Gain as a Function of Supply Voltage




Output Voltage Swing as a Function of Supply Voltage




Input Common Mode Voltage Range as a Function of Supply Voltage




**Voltage Transfer Characteristic** 




Voltage Gain as a Function of Ambient Temperature




Output Voltage Swing as a Function of Load Resistance




Input Bias Current as a Function of Ambient Temperature



Input Bias Current as a Function of Supply Voltage




Input Offset Current as a Function of Ambient Temperature




### A

### Typical Performance Curves for µA709A (Cont.)


### Common Mode Rejection Ratio as a Function of Ambient Temperature




Input Resistance as a Function of Ambient Temperature




Power Consumption as a Function of Ambient Temperature




**Transient Response** 



Power Consumption as a Function of Supply Voltage




Slew Rate as a Function of Closed-Loop Gain Using Recommended Compensation Networks




Typical Performance Curves for  $\mu$ A709 and  $\mu$ A709C


Power Consumption as a Function of Supply Voltage



**Voltage Transfer Characteristic** 




Input Bias Current as a Function of Ambient Temperature




### Typical Performance Curves for $\mu$ A709 and $\mu$ A709C (Cont.)


Input Offset Current as a Function of Ambient Temperature




Input Resistance as a Function of Ambient Temperature




## Power Consumption as a Function of Ambient Temperature




Output Voltage Swing as a Function of Load Resistance




Output Voltage Swing as a Function of Supply Voltage




**Transient Response** 




Input Bias Current as a Function of Supply Voltage



Frequency Characteristics as a Function of Supply Voltage




Frequency Characteristics as a Function of Ambient Temperature




### .

### Typical Performance Curves for $\mu$ A709 and $\mu$ A709C (Cont.)


### Voltage Gain as a Function of Supply Voltage (709C only)



### Voltage Gain as a Function of Supply Voltage (709 only)




### Input Common Mode Voltage Range as a Function of Supply Voltage




### Frequency Compensation Curves For All Types


### Open-Loop Frequency Response for Various Values of Compensation



### Frequency Response for Various Closed Loop Gains




## Output Voltage Swing as a Function of Frequency for Various Compensation Networks




### **Test Circuits**

### **Transient Response Circuit**



### **Frequency Compensation Circuit**



#### Note

Use R2 = 50  $\Omega$  when the amplifier is operated with capacitive loading

### Note


Pin numbers on this and all succeeding circuits apply to metal can or mini DIP package.

### **Protection Circuits**

### **Output Short-Circuit Protection**




### **Latch-Up Protection**




Pin numbers apply to metal can or mini DIP package only.

### Input Breakdown-Protection



### **Supply Overvoltage-Protection**





A Schlumberger Company

### $\mu A7\overline{14}$ **Precision Operational Amplifier**

Linear Products

### Description

The  $\mu$ A714 is a Monolithic Instrumentation Operational Amplifier constructed using the Fairchild Planar epitaxial process. It is intended for precise, low-level signal amplification applications where low noise, low drift and accurate closed-loop gain are required. The offset null capability, low-power consumption, very high-voltage gain as well as wide power-supply voltage range provide superior performance for a wide range of instrumentation applications.

- LOW OFFSET VOLTAGE 75 µV
- LOW OFFSET VOLTAGE DRIFT 1.3 µV/°C
- LOW BIAS CURRENT ±3.0 nA
- LOW INPUT NOISE CURRENT 0.17 pA/\/hz @ 1.0 kHz MAX
- HIGH OPEN LOOP GAIN 500,000 TYPICALLY
- LOW INPUT OFFSET CURRENT 2.8 nA MAX
- HIGH COMMON MODE REJECTION 110 dB MIN
- WIDE POWER SUPPLY RANGE  $\pm 3.0$  TO  $\pm 22$  V

### **Absolute Maximum Ratings** μΑ714, μΑ714Ε, μΑ714C

Supply Voltage ± 22 V Internal Power Dissipation

(Note 1)

Metal Package 500 mW Differential Input Voltage +30 V Input Voltage (Note 2) +22 V Storage Temperature Range

Metal Package

-65°C to +150°C **Operating Temperature Range** Military -55°C to +125°C

0°C to +70°C

Commercial Pin Temperature

Metal Package (Soldering, 60 s) 300°C

### **μΑ714L**

Supply Voltage ± 18 V Internal Power Dissipation

(Note 1)

Metal Package 500 mW Differential Input Voltage +30 V Input Voltage (Note 2) + 18 V

Storage Temperature Range

-65°C to +150°C Metal Package

Operating Temperature Range

Military

Commercial 0°C to +70°C

Pin Temperature


Metal Package (Soldering, 60 s) 300°C

### Notes

1. Ratings applies to ambient temperature to 70°C. Above  $T_A = 70$ °C derate linearly 6.3 mW/°C.

**Connection Diagram** 

8-Pin Metal Package




(Top View)

Order Information							
Type	Package	Code	Part No.				
714	Metal	5 <b>W</b>	μΑ714HM				
714E	Metal	5W	μA714EHC				
714C	Metal	5W	μΑ714HC				
714L	Metal	5W	uA714LHC				

2. For supply voltage less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.

### **Equivalent Circuit**



 $\mu$ A714 Electrical Characteristics


These specifications apply for $V_S = \pm 15$	V, T _A = 25°C.	714		
Characteristic	Condition	Min	Тур	Max
Input Offset Voltage	(Note 3), $R_S = 50 \Omega$ , $V_{CM} = 0.0 V$		30	75
Long Term Input Offset Voltage Stability	(Note 4), $R_S = 50 \Omega$ , $V_{CM} = 0.0 V$		0.2	1.0
Input Offset Current	V _{CM} = 0.0 V		0.4	2.8
Input Bias Current	V _{CM} = 0.0 V		± 1.0	± 3.0
Input Noise Voltage	0.1 Hz to 10 Hz (Note 5)		0.35	0.6
Input Noise Voltage Density	$f_O = 10 \text{ Hz (Note 5)}$ $f_O = 100 \text{ Hz (Note 5)}$ $f_O = 1000 \text{ Hz (Note 5)}$		10.3 10.0 9.6	18.0 13.0 11.0
Input Noise Current	0.1 Hz to 10 Hz (Note 5)		14	30
Input Noise Current Density	f _O = 10 Hz (Note 5) f _O = 100 Hz (Note 5) f _O = 1000 Hz (Note 5)		0.32 0.14 0.12	0.80 0.23 0.17
Input Resistance—Differential Mode		20	60	
Input Resistance—Common Mode			200	
Input Voltage Range		± 13.0	± 14.0	
Common Mode Rejection Ratio	$V_{CM}$ = $\pm$ 13 V, $R_{S}$ = 50 $\Omega$	110	126	
Power Supply Rejection Ratio	$V_S = \pm 3.0 \text{ V to } \pm 18 \text{ V, R}_S = 50 \Omega$	100	110	
	$R_L \ge 2.0 \text{ k}\Omega, V_O = -10 \text{ V to } +10 \text{ V}$	200	500	
Large Signal Voltage Gain	$R_L \geq$ 500 $\Omega,V_O$ = $-0.5$ V to +0.5 V $V_S$ = $\pm3.0$ V	150	500	
	$R_L \ge 10 \text{ k}\Omega$	± 12.5	± 13.0	
Maximum Output Voltage Swing	$R_L \geq 2.0 \text{ k}\Omega$	± 12.0	± 12.8	
	$R_L \ge 1.0 \text{ k}\Omega$	± 10.5	± 12.0	
Slewing Rate	$R_L \ge 2.0 \text{ k}\Omega$		0.17	
Closed Loop Bandwidth	A _{VCL} = +1.0		0.6	
Open Loop Output Resistance	$V_{O} = 0 V, I_{O} = 0 A$		60	
Power Consumption	$V_O = 0 V$		75	120
	$V_S = \pm 3.0 \text{ V}, V_O = 0 \text{ V}$		4.0	6.0
Offset Adjustment Range	$R_P = 20 \text{ k}\Omega$		± 4.0	
The following specifications apply for $V_S$	$= \pm 15 \text{ V}, -55^{\circ}\text{C} \le \text{T}_{A} \le +125^{\circ}\text{C}$		-	
Input Offset Voltage	(Note 3), $R_S = \Omega$ , $V_{CM} = 0.0 \text{ V}$		60	200
Average Input Offset Voltage Drift Without External Trim	$R_S = 50 \Omega$ , $V_{CM} = 0.0 V$		0.3	1.3
With External Trim	(Note 5), $R_P = 20 \text{ k}\Omega$ , $R_S = 50 \Omega$		0.3	1.3
Input Offset Current	V _{CM} = 0.0 V		1.2	5.6
Average Input Offset Current Drift	V _{CM} = 0.0 V		8.0	50
Input Bias Current	V _{CM} = 0.0 V		± 2.0	±6.0
Average Input Bias Current Drift	V _{CM} = 0.0 V		13	50
Input Voltage Range		± 13.0	± 13.5	
Common Mode Rejection Ratio	$V_{CM} = \pm 13 \text{ V, R}_{S} = 50 \Omega$	106	123	
Power Supply Rejection Ratio	$V_{S}=\pm3.0~V$ to $\pm$ 18 V, $R_{S}=50~\Omega$	94	106	
Large Signal Voltage Gain	$R_L \ge 2.0 \text{ k}\Omega$ , $V_O = -10 \text{ V to } +10 \text{ V}$	150	400	
Maximum Output Voltage Swing	$R_L \ge 2.0 \text{ k}\Omega$	± 12.0	± 12.6	

	714E			714C			714L			
Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit	
	30	75		60	150		100	250	μV	
	0.3	1.5		0.4	2.0		0.5	3.0	μV/mo.	
	0.5	3.8		0.8	6.0		5.0	20	nA	
	± 1.2	± 4.0		± 1.8	± 7.0		6.0	± 30	nA	
	0.35	0.6		0.38	0.65				μVp-p	
	10.3 10.0 9.6	18.0 13.0 11.0		10.5 10.2 9.8	20.0 13.5 11.5		10.5 10.2 9.8		nV / √ Hz	
	14	30		15	35		15		рА р-р	
	0.32 0.14 0.12	0.80 0.23 0.17		0.35 0.15 0.13	0.90 0.27 0.18		0.35 0.15 0.13		pA / √Hz	
15	50		8.0	33		8.0	33		МΩ	
	160			120			120		GΩ	
± 13.0	± 14.0		± 13.0	± 14.0		± 13.0	± 14.0		V	
106	123		100	120		100	120		dB	
94	107		90	104		90	104		dB	
200	500		120	400		100	300		V/mV	
150	500		100	400		50	150		7/11/	
± 12.5	± 13.0		± 12.0	± 13.0		± 12.0	± 13.0		v	
± 12.0	± 12.8		± 11.5	± 12.8		± 11.0	± 12.8			
± 10.5	± 12.0			± 12.0			± 12.0			
	0.17			0.17			0.17		V/μs	
	0.6			0.6			0.6		MHz	
	60			60			60		Ω	
	75	120		80	150		100	180	mW	
	4.0	6.0		4.0	8.0		5.0	12	11144	
	±4.0			±4.0			± 4.0		mV	
The follo	wing specif	ications ap	ply for V _S =	= ± 15 V, 0	$^{\circ}$ C $\leq$ T _A $\leq$	≤ 70°C				
	45	130		85	250			400	μV	
	0.3	1.3		0.5	1.8		1.0	3.0	μV/°C	
	0.3	1.3		0.4	1.6				μV/°C	
	0.9	5.3		1.6	8.0		8.0	40	nA	
	8.0	35		12	50		20	100	pA/°C	
	± 1.5	±5.5		±2.2	± 9.0		± 15	±60	nA	
	13	35		18	50		35	150	pA/°C	
± 13.0	± 13.5		± 13.0	± 13.5		± 13.0	± 13.5		V	
103	123		97	120		94	120		dB	
90	104		86	100		83	100		dB	
180	450		100	400		80	400		V/mV	
± 12.0	± 12.6	1	± 11.0	± 12.6	1	± 10.0	± 12.6	1	V	


### 7

### **Typical Performance Curves**


### Untrimmed Offset Voltage Versus Temperature




### Trimmed Offset Voltage Versus Temperature




### Offset Voltage Stability Versus Time




### Open Loop Gain Versus Temperature



## Offset Voltage Change Due to Thermal Shock



### Warm-Up Drift




#### Notes


- Input offset voltage measurements are performed by automated test equipment approximately 0.5 seconds after application of power.
- 4. Long term input offset voltage stability refers to the averaged trend of  $V_{OS}$  versus time over extended periods after the first
- 30 days of operation. Parameter is not 100% tested. 90% of the units meet this specification.
- Parameter is not 100% tested; 90% of the units meet this specification.

### Typical Performance Curves (Cont.)


### Maximum Error Versus Source Resistance




### Maximum Error Versus Source Resistance




### Maximum Error Versus Source Resistance




Input Bias Current Versus Temperature




Input Offset Current Versus Temperature




Input Bias Current Versus Differential Input Voltage




Input Spot Noise Voltage Versus Frequency



Input Wideband Noise Versus Bandwidth (0.1 Hz to Frequency Indicated)




**CMRR Versus Frequency** 




### A

### **Typical Performance Curves (Cont.)**


### **PSRR Versus Frequency**




### Open Loop Gain Versus Power Supply Voltage




### **Open Loop Frequency Response**




### Closed Loop Response For Various Gain Configurations




### Maximum Undistorted Output Versus Frequency




### Output Voltage Versus Load Resistance



### Power Consumption Versus Power Supply




### Output Short-Circuit Current Versus Time




### **Test Circuits**


### Offset Voltage Test Circuit



### **Optional Offset Nulling Circuit**



### **Low Frequency Noise Test Circuit**



Input Referred Noise = 
$$\frac{V_0}{25,000} = \frac{5 \text{ mV/cm}}{25,000} = 200 \text{ nV/cm}$$

## FAIRCHILD

A Schlumberger Company

### μΑ715 High-Speed Operational Amplifier

**Linear Products** 

### Description

The  $\mu$ A715 is a High-Speed, High-Gain, Monolithic Operational Amplifier constructed using the Fairchild Planar epitaxial process. It is intended for use in a wide range of applications where fast signal acquisition or wide bandwidth is required. The  $\mu$ A715 features fast settling time, high slew rate, low offsets and high output swing for large signal applications. In addition, the device displays excellent temperature stability and will operate over a wide range of supply voltages. The  $\mu$ A715 is ideally suited for use in A/D and D/A converters, active filters, deflection amplifiers, video amplifiers, phase-locked loops, multiplexed analog gates, precision comparators, sample and holds and general feedback applications requiring dc wide bandwidth operation.

- HIGH SLEW RATE 100 V/µs
  - FAST SETTLING TIME 800 ns
- WIDE BANDWIDTH-65 MHz
- **WIDE OPERATING SUPPLY RANGE**
- **WIDE INPUT VOLTAGE RANGES**

### **Absolute Maximum Ratings**

Supply Vollage	_ 10 V
Internal Power Dissipation	
(Note 1)	
Metal	500 mW
DIP	670 mW
Differential Input Voltage	± 15 V
Input Voltage (Note 2)	± 15 V
Storage Temperature Range	-65°C to +150°C


± 10 W

Storage Temperature Range Operating Temperature Range

Military (μΑ715) -55°C to +125°C Commercial (μΑ715C) 0°C to +70°C

Pin Temperature (Soldering, 60 s) 300°C

### Connection Diagram 10-Pin Metal Package




(Top View)

### Order Information

Type	Package	Code	Part No.
μΑ715	Metal	5X	μΑ715HM
μA715C	Metal	5X	μΑ715HC

### Connection Diagram 14-Pin DIP



(Top View)


### **Order Information**

0.40			
Type	Package	Code	Part No.
μΑ715	Ceramic DIP	6A	μΑ715DM
μA715C	Ceramic DIP	6A	μΑ715DC

#### Notes

- 1 Rating applies to ambient temperature up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for metal package and 8.3 mW/°C for the DIP.
- 2. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.

### **Equivalent Circuit**



All pin numbers shown refer to 10-pin metal package

 $\mu$ A715 and  $\mu$ A715C

Electrical Characteristics  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise specified.

			μΑ715			μ <b>Α715C</b>			
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Volt	age	$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	7.5	mV
Input Offset Cur	rent			70	250		70	250	nΑ
Input Bias Curre	nt			400	750		0.4	1.5	μΑ
Input Resistance	•			1.0			1.0		МΩ
Input Voltage Ra	ange		± 10	± 12		± 10	± 12		٧
Large Signal Vo	Itage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15,000	30,000		10,000	30,000		
Output Resistan	ce			75			75		Ω
Supply Current				5.5	7.0		5.5	10	mΑ
Power Consump	tion			165	210		165	300	mW
Settling Time (U	nity Gain)	V _{OUT} = ±5 V		800			800		ns
Transient Response	Rise Time	V _{IN} = 400 mV		30	60		30	75	ns
(Unity Gain)	Overshoot			25	40		25	50	%
		Av = 100		70			70		<b>V</b> /μ
Slew Rate		Av = 10		38			38		<b>V</b> /μ
Siew Rate		Av = 1 (non-inverting)	15	18		10	18		<b>V</b> /μ
		Av = 1 (inverting)		100			100		<b>V</b> /μ
The following ap	ply for TA H	ligh to Low (Note 4)							
Input Offset Volt	age	$R_S \leq 10 \text{ k}\Omega$			7.5			10	mV
Input Offset Cur		T _A = High			250			250	nΑ
input Onset Cur	rent	T _A = Low			800			750	nΑ
Input Bios Curro	-4	T _A = High			750			1500	nΑ
Input Bias Curre	nτ	T _A = Low			4.0			7.5	μΑ
Common Mode I Ratio	Rejection	$R_{S} \leq 10 \text{ k}\Omega$	74	92		74(3)	92(3)		dB
Supply Voltage Ratio	Rejection	$R_{S} \leq 10 \text{ k}\Omega$		45	300		45(3)	400(1)	μ <b>V</b> /
Large Signal Vo	Itage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	10,000			8,000			
Output Voltage	Swing	$R_L \geq 2 k\Omega$	± 10	± 13		± 10	± 13		٧


### Note

^{3.} Specification applies to  $TA = 25^{\circ}C$  only.


^{4.} For  $\mu A715 - 55^{\circ}C \le T_{A} \le 125^{\circ}C$ For  $\mu A715C \ 0^{\circ}C \le T_{A} \le 70^{\circ}C$ 

### Typical Performance Curves for $\mu$ A715


Open Loop Gain as a Function of Ambient Temperature



Supply Voltage Rejection Ratio as a Function of Ambient Temperature




Slew Rate as a Function of Temperature




Typical Performance Curves for  $\mu$ A715C


Common Mode Rejection Ratio as a Function of Ambient Temperature




Open Loop Gain as a Function of Ambient Temperature




Supply Voltage Rejection Ratio as a Function of Ambient Temperature



Slew Rate as a Function of Temperature




Common Mode Rejection Ratio as a Function of Ambient Temperature




### 1

### Typical Performance Curves for $\mu$ A715 and $\mu$ A715C


### Open Loop Gain as a Function of Frequency




### Closed Loop Frequency Response for Various Gain Configurations




### Open Loop Response With Compensation Necessary for Various Closed Loop Gain Configurations




### Supply Voltage Rejection Ratio as a Function of Frequency




Output Swing as a Function of Frequency for Various Closed Loop Gain Configurations




Open Loop Phase as a Function of Frequency




### Common Mode Rejection Ratio as a Function of Frequency



Unity Gain Large Signal Pulse Response




Large Signal Pulse Response for Gain 10




### Typical Performance Curves for $\mu$ A715 and $\mu$ A715C (Cont.)


Large Signal Pulse Response for Gain 100




Slew Rate as a Function of the Closed Loop Gain




Slew Rate as a Function of Supply Voltage




Voltage Follower Transient Response



Voltage Follower




**Voltage Offset Null Circuit** 




Note

Pin numbers apply to metal package.


### Inverting Unity Gain Large Signal Pulse Response



### **High Slew Rate Circuit**



### Small Signal Pulse Response Inverting Unity Gain




### **Non-Inverting Compensation Components Values**

Closed Loop Gain	C1	C2	СЗ
1000	10 pF		
100	50pF		250 pF
10 (Note)	100 pF	500pF	1000 pF
1	500 pF	2000pF	1000 pF


#### Note

For gain 10, compensation may be simplified by removing C2, C3 and adding a 200 pF capacitor (C4) between Pin 7 and 10

Suggested Values of Compensation Capacitors as a Function of the Closed Loop Gain



### **Frequency Compensation Circuit**



### **Layout Instructions**

Layout—The layout should be such that stray capacitance is minimal.

Supplies—The supplies should be adequately bypassed. Use of 0.1  $\mu$ F high quality ceramic capacitors is recommended.


Ringing—Excessive ringing (long acquisition time) may occur with large capacitive loads. This may be reduced by isolating the capacitive load with a resistance of 100  $\Omega$ . Large source resistances may


also give rise to the same problem and this may be decreased by the addition of a capacitance across the feedback resistance. A value of around 50 pF for unity gain configuration and around 3.0 pF for gain 10 should be adequate.

Latch-Up—This may occur when the amplifier is used as a voltage follower. The inclusion of a diode between pins 6 and 2 with the cathode toward pin 2 is the recommended preventive measure.


### **Typical Applications**


### Wide Band Video Amplifier With 75 $\Omega$ Coax Cable Drive Capability





### **High Speed Integrator**







A Schlumberger Company

### $\mu$ A725 . Instrumentation **Operation Amplifier**

**Linear Products** 

### Description

The µA725 is a Monolithic Instrumentation Operational Amplifier constructed using the Fairchild Planar epitaxial process. It is intended for precise, low level signal amplification applications where low noise, low drift and accurate closed-loop gain are required. The offset-null capability, low-power consumption, very high-voltage gain as well as wide power-supply voltage range provide superior performance for a wide range of instrumentation applications. The  $\mu$ A725 is pin compatible with the popular  $\mu$ A741 operational amplifier.

- LOW INPUT NOISE CURRENT 0.15 pA/√Hz
- HIGH OPEN-LOOP GAIN 3,000,000
- LOW INPUT OFFSET CURRENT 2 nA
- LOW INPUT VOLTAGE DRIFT 0.6 µV/°C
- HIGH COMMON MODE REJECTION 120 dB
- HIGH INPUT VOLTAGE RANGE + 14 V
- WIDE POWER SUPPLY RANGE  $\pm$  3 V TO  $\pm$  22 V
- **OFFSET NULL CAPABILITY**

Metal Package (60 s)


DIP (10 s)

Absolute Maximum Ratings Supply Voltage	± 22 V
Internal Power Dissipation	± 22 V
(Note 1)	
Metal Package	500 mW
DIP	310 mW
Differential Input Voltage	±5 V
Input Voltage (Note 2)	± 22 V
Votage Between Offset Null	
and V+	± 0.5 V
Storage Temperature Range	
Metal Package	-65°C to +150°C
DIP	-55°C to +125°C
Operating Temperature Range	
Military (μΑ725Α, μΑ725)	-55°C to +125°C
Commercial (µA725E, µA725C)	0°C to +70°C
Pin Temperature (Soldering)	

300°C

260°C

### **Connection Diagram** 8-Pin Metal Package




(Top View)

### **Order Information**

Туре	Package	Code	Part No.			
μΑ725	Metal	5W	μΑ725HM			
μΑ725Α	Metal	5W	μA725AHM			
μA725C	Metal	5W	μA725HC			
μ <b>Α725</b> Ε	Metal	5 <b>W</b>	μA725EHC			

### Connection Diagram 8-Pin DIP



(Top View)

Part No.

μA725TC


#### **Order Information**

Type Package Code μĀ725C Molded DIP 9T

### Notes

- 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6 3 mW/°C.
- 2 For supply voltages less than  $\pm 22$  V, the absolute maximum input voltage is equal to the supply voltage.

### **Equivalent Circuit**



Pin numbers for metal package only.

 $\mu$ A725A/E and  $\mu$ A725

<b>Electrical Characteristics</b>	$V_S = \pm 15 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ unless otherwise specifi	ed
-----------------------------------	--------------------------------------------------------------------------------	----

		μ <b>Α72</b> 5	A/E		μ <b>Α725</b>				
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit	
nput Offset Voltage Without external trim)	$R_{S} \leq 10 \text{ k}\Omega$		:	0.5		0.5	1.0	mV	
nput Offset Current				5.0		2.0	20	nA	
nput Bias Current				75		42	100	nA	
	f _o = 10 Hz			15		15		nV / √H	
Input Noise Voltage	f _o = 100 Hz			12		9.0		nV / √F	
	$f_0 = 1 \text{ kHz}$			12		8.0		nV / √H	
	f ₀ = 10 Hz			1.2		1.0		pA/√F	
Input Noise Current	f _o = 100 Hz			0.6		0.3		pA/√F	
	f _o = 1 kHz			0.25		0.15		pA/√F	
nput Resistance			1.5			1.5		МΩ	
nput Voltage Range		± 13.5	± 14		± 13.5	± 14		V	
arge Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	1,000 k	3,000 k		1,000 k	3,000 k		V/V	
Common Mode Rejection Ratio	$R_{S} \leq$ 10 k $\Omega$	120	130		110	120		dB	
Power Supply Rejection Ratio	$R_{S} \leq$ 10 k $\Omega$		2.0	5.0		2.0	10	μV/V	
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$	± 12.5			± 12	± 13.5		V	
Julput Voltage Swilig	$R_L \ge 2 k\Omega$	± 10			± 10	± 13.5		V	
Output Resistance			150			150		Ω	
Power Consumption			80	120 (3)		80	105	mW	
	V _S ± 3 V		<u> </u>	6			<u> </u>		
The following specifications	apply for $T_A = T_{HIGH}$ and	TLOW							
nput Offset Voltage Without external trim)	$R_{S} \leq 10 \text{ k}\Omega$			0.75			1.5	mV	
Average Input Offset Voltage Drift (Without external trim)	R _S = 50 Ω			2.0		2.0	5.0	μV/°C	
Average Input Offset Voltage Drift (With external trim)	R _S = 50 Ω		0.6	1.0		0.6		μV/°C	
nout Offeet Current	$T_A = High$			4.0		1.2	20	20 nA	
nput Offset Current	T _A = Low		5.0	18		7.5	40	nA	
Average Input Offset Current Drift				90		35	150	pA/°C	
nput Bias Current	T _A = High			70		20	100	nA	
mput bias ourreilt	T _A = Low			180		80	200	nA	
arge Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $T_A = High$	1,000 k			1,000 k			V/V	
arye digilar voltaye dalil	$R_L \ge 2 k\Omega$ , $T_A = Low$	500 k			250 k			V/V	
Common Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	110			100			dB	
	D = 1010			8.0			20	μV/V	
Power Suppy Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$			0.0					

^{3.} For 725E limit is 150 mW.


 $\mu$ A725C Electrical Characteristics  $V_S = \pm 15$  V,  $T_A = 25$ °C unless otherwise specified

		μ <b>A</b> 7250	μ <b>Α725C</b>			
Characteristic	Condition	Min	Тур Мах		Unit	
Input Offset Voltage (Without external trim)	$R_S \leq 10 \text{ k}\Omega$		0.5	2.5	mV	
Input Offset Current			2.0	35	nA	
Input Bias Current			42	125	nA	
	f _O = 10 Hz		15		nV / √H:	
Input Noise Voltage	f _o = 100 Hz		9.0		nV / √H:	
	f _O = 1 kHz		8.0		nV / √H	
	f _o = 10 Hz		1.0		pA/√H	
Input Noise Current	f _o = 100 Hz		.3		pA/√H	
•	f _O = 1 kHz		.15		pA/√H	
Input Resistance			1.5		MΩ	
Input Voltage Range		± 13.5	± 14		v	
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	250 k	3,000 k		V/V	
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	94	120		dB	
Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		2.0	35	μV/V	
Output Voltage Swing	$R_L \ge 10 \text{ k}\Omega$	± 12	± 13.5		V	
Output Voltage Swing	$R_L \ge 2 k\Omega$	± 10	± 13.5		V	
Output Resistance			150		Ω	
Power Consumption			80	150	mW	
The following specifications apply fo	vr Ta = High and Low					
Input Offset Voltage (Without external trim)	$R_{\rm S} \leq 10 \text{ k}\Omega$			3.5	mV	
Average Input Offset Voltage Drift (Without external trim)	$R_S = 50 \Omega$		2.0		μV/°C	
Average Input Offset Voltage Drift (With external trim)	$R_S = 50 \Omega$		0.6		μV/°C	
Innut Office Comment	T _A = High		1.2	35	nA	
Input Offset Current	T _A = Low		4.0	50	nA	
Average Input Offset Current Drift			10		pA/°C	
land Bird O	T _A = High			125	nA	
Input Bias Current	T _A = Low			250	nA	
	$R_L \ge 2 k\Omega$ , $T_A = High$	125 k			V/V	
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $T_A = Low$	125 k			V/V	
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		115		dB	
Power Supply Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		20		μV/V	
Output Voltage Swing	$R_L \ge 2 k\Omega$	± 10	I		V	


### A

### Typical Performance Curves for $\mu$ A725A and $\mu$ A725


## Open Loop Voltage Gain as a Function of Temperature for Various Supply Voltages



## Nulled Input Offset Voltage as a Function of Temperature




### Unnulled Input Offset Voltage as a Function of Temperature




### Typical Performance Curves for $\mu$ A725E and $\mu$ A725C


## Open Loop Voltage Gain as a Function of Temperature for Various Supply Voltages



### Nulled Input Offset Voltage as a Function of Temperature




## Unnulled Input Offset Voltage as a Function of Temperature




### Typical Performance Curves for all Types (Unless Otherwise Specified)


## Input Offset Current as a Function of Temperature $\mu$ A725A and $\mu$ A725



# Input Offset Current as a Function of Temperature $\mu$ A725C and $\mu$ A725E




# Input Bias Current as a Function of Temperature $\mu$ A725A and $\mu$ A725




#### Typical Performance Curves for all Types (Cont.)


## Input Bias Current as a Function of Temperature $\mu$ A725C and $\mu$ A725E




#### Common Mode Rejection Ratio as a Function of Temperature




#### Supply Voltage Rejection Ratio as a Function of Temperature




### Output Voltage Swing as a Function of Temperature




#### Common Mode Rejection Ratio as a Function of Supply Voltage




#### DC Closed Loop Voltage Gain Error as a Function of Source Resistance




#### Common Mode Input Voltage Range as a Function of Supply Voltage



#### Input Offset Voltage Drift as a Function of Time




#### Stabilization Time of Input Offset Voltage From Power Turn On




#### Typical Performance Curves for all Types (Cont.)


#### Change In Input Offset Voltage Due to Thermal Shock as a Function of Time




## Input Noise Voltage as a Function of Frequency




### Input Noise Current as a Function of Frequency




#### Broad Band Noise for Various Bandwidths




Narrow Band Spot Noise Figure Contours




Noise Figure as a Function of Source Resistance




#### Equivalent Input Noise Voltage Due to External Common Mode Noise as a Function of Frequency



#### Equivalent Input Ripple Voltage Due to Power Supply Ripple as a Function of Frequency




#### Absolute Maximum Power Dissipation as a Function of Ambient Temperature




#### Typical Performance Curves for all Types (Cont.)


### Power Consumption as a Function of Temperature




Open Loop Voltage Gain as a Function of Frequency Using Recommended Compensation Networks




Values for Suggested Compensation Networks for Various Closed Loop Voltage Gains




#### Frequency Response for Various Closed Loop Gains Using Recommended Compensation Networks



## Output Voltage Swing as a Function of Frequency for Recommended Compensation Networks




Slew Rate as a Function of Closed Loop Gain Using Recommended Compensation Networks




#### **Compensation Component Values**

Av	R ₁ (Ω)	C ₁ (μF)	R ₂ (Ω)	C ₂ (μF)
10,000	10 k	50 pF	_	
1,000	470	.001		
100	47	.01	_	
10	27	.05	270	.0015
1	10	.05	39	.02

#### Voltage Offset Null Circuit




#### Frequency Compensation Circuit




Use R₃ = 51  $\Omega$  when the amplifier is operated with capacitive load.

#### **Transient Response Test Circuit**




Pin numbers are shown for metal package only.

#### **Transient Response**




#### **Typical Applications**

#### Precision Amplifier A_{VCL} = 1000



Pin numbers are shown for metal package only.

#### Active Filter-Band Pass With 60 dB Gain




Pin numbers are shown for metal package only.


#### Characteristics

 $\rm A_V=1000=60~dB$  DC Gain Error = 0.05% Bandwidth = 1 kHz for -0.05% error Diff. Input Res. = 1  $\rm M\Omega$  Typical amplifying capability  $\rm e_{IN}=10~\mu V$  on  $\rm V_{CMI}=1.0~V$  Caution: Minimize Stray Capacitance

#### **Active Filter Frequency Response**




#### **Photodiode Amplifier**



#### Notes

*Indicates  $\pm$  1% metal film resistors recommended for temperature stability. Pin numbers are shown for metal package only.

#### **Thermocouple Amplifier**




DC GAINS = 1000 BANDWIDTH = DC TO 540 Hz EQUIVALENT INPUT NOISE = 0.24 µVrms

#### Notes

*Indicates  $\pm$  1% metal film resistors recommended for temperature stability.


Pin numbers are shown for metal package only.

### $\pm$ 100 V Common Mode Range Differential Amplifier



Pin numbers are shown for metal package only.

## Instrumentation Amplifier With High Common Mode Rejection



$$\frac{R1}{R6} = \frac{R3}{R4}$$
 for best CMRR

$$Gain = \frac{R6}{R7}$$

Pin numbers are shown for metal package only.



A Schlumberger Company

# μΑ739 • μΑ749 Dual Audio Operational Amplifier / Preamplifier

Linear Products

#### Description

The  $\mu$ A739 and  $\mu$ A749 consist of two identical High-Gain Operational Amplifiers constructed on a single silcon chip using the Fairchild Planar epitaxial process. These 3-stage amplifiers use Class A PNP transistor output stages with uncommitted collectors. This enables a variety of loads to be employed for general purpose applications from dc to 10 MHz, where two high performance operational amplifiers are required. In addition, the outputs may be wired-OR for use as a dual comparator or they may function as diodes in low threshold rectifying circuits such as absolute value amplifiers, peak detectors, etc.

- SINGLE OR DUAL SUPPLY OPERATION
- LOW POWER CONSUMPTION
- HIGH GAIN, 25,000 V/V
- LARGE COMMON MODE RANGE, +11 V, -13 V
- EXCELLENT GAIN STABILITY VS. SUPPLY VOLTAGE
- NO LATCH-UP
- **OUTPUT SHORT CIRCUIT PROTECTED**


#### **Absolute Maximum Ratings**

Supply Voltage	
(μΑ749, μΑ749C, μΑ739)	± 18 V
(μ749D)	± 12 V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	650 mW
Differential Input Voltage	±5 V
Input Voltage (Note 2)	
(μΑ749, μΑ749C, μΑ739)	± 15 V
(μA749D)	± 12 V
Storage Temperature Range	
Metal Package and	
Ceramic DIP	-65°C to +150°C
Molded DIP	-55°C to +125°C
Operating Temperature Range	0°C to +70°C
Pin Temperature	
Metal Package, Ceramic DIP	
(Soldering, 60 s)	300°C
Molded DIP (Soldering, 10 s)	260°C
Output Short Circuit Duration,	
$T_A = 25^{\circ}C$ (Note 3)	30 seconds

#### Notes

- Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 8.3 mW/°C for the Ceramic DIP
- 2 For supply voltages less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Short circuit may be to ground or either supply

#### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 is connected to case.


Order Information						
Type	Package	Code	Part No.			
μA749D	Metal	5W	μA749DHC			

### Connection Diagram 14-Pin DIP



Order Information							
Type	Package	Code	Part No.				
μΑ739C	Ceramic DIP	6A	μA739DC				
μA739C	Molded DIP	9A	μA739PC				
μA749C	Ceramic DIP	6A	μA749DC				
μA749C	Molded DIP	9A	μΑ749PC				

#### **Equivalent Circuit**



Pin numbers for DIP only.

## $\mu$ A749C, $\mu$ A749D and $\mu$ A739E Electrical Characteristics V+ = $\pm$ 15 V, R_L = 5 k $\Omega$ to Pin 7, T_A = 25°C unless otherwise specified

Input Offset Voltage	Characteristic	Condition
Input Bias Current   Input Resistance   Large Signal Voltage Gain   Vout = ±10 V	Input Offset Voltage	$R_S = 200 \Omega$
Input Resistance	Input Offset Current	
Large Signal Voltage Gain	Input Bias Current	
Positive Output Voltage Swing       Image: Company Voltage Swing S	Input Resistance	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Large Signal Voltage Gain	$V_{OUT} = \pm 10 \text{ V}$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Positive Output Voltage Swing	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Negative Output Voltage Swing	
Supply Voltage Rejection Ratio         R _S = 200 Ω           Input Voltage Range         Internal Power Dissipation           Supply Current         V _{OUT} = 0           Broadband Noise Figure         R _S = 10 kΩ, BW = 10 Hz to 10 kHz           Turn On Delay (See Figure 3)         Open Loop, V _{IN} = ±20 mV           Turn Off Delay (See Figure 3)         Open Loop, V _{IN} = ±20 mV           Slew Rate (unity gain) (See Figure 2)         C ₁ = 0.02 μF, R ₁ = 33 Ω, C ₂ = 10 pF           Channel Separation (See Figure 4)         R _S = 1 kΩ, f = 10 kHz           The following specifications apply for V+ = ±4.0 V, R _L = 10 kΩ to Pin 7, T _A = 25°C           Input Offset Voltage         R _S = 200 Ω           Input Offset Current         VOUT = 0           Internal Power Dissipation         VOUT = 0           Large Signal Voltage Gain         VOUT = 0           Vegative Output Voltage Swing         VOUT = ±2.0 V           Positive Output Voltage Swing         VOUT = ±10 V, T _A = HIGH           The following specifications apply for T _A = T _{HIGH} to T _{LOW} , V _S = ±15 V, R _L = 5 kΩ to Pin 7.           Large Signal Voltage Gain         VOUT = ±10 V, T _A = HIGH           VOUT = ±10 V, T _A = LOW           Positive Output Voltage Swing         R _S = 200 Ω           Input Offset Voltage         R _S = 200 Ω           Input Offset	Output Resistance	f = 1.0 kHz
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Common Mode Rejection Ratio	$R_S = 200 \Omega$ , $V_{IN} = +11.5 V$ to $-13.5 V$
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Supply Voltage Rejection Ratio	$R_S = 200 \Omega$
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Input Voltage Range	
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Internal Power Dissipation	V _{OUT} = 0
Turn On Delay (See Figure 3) Open Loop, $V_{IN} = \pm 20 \text{ mV}$ Turn Off Delay (See Figure 3) Open Loop, $V_{IN} = \pm 20 \text{ mV}$ Slew Rate (unity gain) (See Figure 2) $C_1 = 0.02 \ \mu\text{F}$ , $R_1 = 33 \ \Omega$ , $C_2 = 10 \ \text{pF}$ Channel Separation (See Figure 4) $R_S = 1 \ \text{k}\Omega$ , $f = 10 \ \text{k}Hz$ The following specifications apply for $V+ = \pm 4.0 \ \text{V}$ , $R_L = 10 \ \text{k}\Omega$ to Pin 7, $T_A = 25 \ \text{C}$ Input Offset Voltage $R_S = 200 \ \Omega$ Input Offset Current $V_{OUT} = 0$ Internal Power Dissipation $V_{OUT} = 0$ Large Signal Voltage Swing  Negative Output Voltage Swing  The following specifications apply for $T_A = T_{HIGH}$ to $T_{LOW}$ , $V_S = \pm 15 \ \text{V}$ , $R_L = 5 \ \text{k}\Omega$ to Pin 7.  Large Signal Voltage Swing  Negative Output Voltage Swing  Input Offset Current  Input Offset Current  Ta = HIGH  Ta = LOW  Input Bias Current	Supply Current	V _{OUT} = 0
Turn Off Delay (See Figure 3)	Broadband Noise Figure	$R_S$ = 10 k $\Omega$ , BW = 10 Hz to 10 kHz
Slew Rate (unity gain) (See Figure 2) $C_1 = 0.02 \ \mu F, R_1 = 33 \ \Omega, C_2 = 10 \ pF$ Channel Separation (See Figure 4) $R_S = 1 \ k\Omega, f = 10 \ kHz$ The following specifications apply for V+ = $\pm 4.0 \ V, R_L = 10 \ k\Omega$ to Pin 7, $T_A = 25 \ C$ Input Offset Voltage $R_S = 200 \ \Omega$ Input Offset Current Input Bias Current  Vout = 0 Internal Power Dissipation $V_{OUT} = 0$ Large Signal Voltage Gain $V_{OUT} = \pm 2.0 \ V$ Positive Output Voltage Swing  Negative Output Voltage Swing The following specifications apply for $T_A = T_{HIGH}$ to $T_{LOW}$ , $V_S = \pm 15 \ V, R_L = 5 \ k\Omega$ to Pin 7.  Large Signal Voltage Gain  Vout = $\pm 10 \ V, T_A = HIGH$ Vout = $\pm 10 \ V, T_A = LOW$ Positive Output Voltage Swing Input Offset Voltage Input Offset Current  Ta = HIGH Ta = LOW  Input Bias Current	Turn On Delay (See <i>Figure 3</i> )	Open Loop, $V_{IN} = \pm 20 \text{ mV}$
$ \begin{array}{llllllllllllllllllllllllllllllllllll$	Turn Off Delay (See Figure 3)	Open Loop, $V_{IN} = \pm 20 \text{ mV}$
The following specifications apply for V+ = $\pm 4.0 \text{ V}$ , R _L = $10 \text{ k}\Omega$ to Pin 7, T _A = $25^{\circ}\text{C}$ Input Offset Voltage Input Offset Current Input Bias Current Supply Current Vout = 0 Internal Power Dissipation Large Signal Voltage Gain Vout = $\pm 2.0 \text{ V}$ Positive Output Voltage Swing Negative Output Voltage Swing The following specifications apply for T _A = $\pm 15 \text{ V}$ , R _L = $5 \text{ k}\Omega$ to Pin 7.  Large Signal Voltage Gain Vout = $\pm 10 \text{ V}$ , T _A = HIGH Vout = $\pm 10 \text{ V}$ , T _A = LOW Positive Output Voltage Swing Input Offset Voltage Input Offset Current Ta = HIGH Ta = LOW Input Bias Current The following specifications apply for Ta = $\pm 10 \text{ V}$ , Ta = HIGH Ta = LOW Ta = HIGH	Slew Rate (unity gain) (See Figure 2)	$C_1 = 0.02 \mu\text{F},  R_1 = 33 \Omega,  C_2 = 10 \text{pF}$
$ \begin{array}{ l l l l l } \hline Input Offset Voltage & R_S = 200 \ \Omega \\ \hline Input Offset Current & \\ \hline Input Bias Current & \\ \hline Supply Current & V_{OUT} = 0 \\ \hline Internal Power Dissipation & V_{OUT} = 0 \\ \hline Large Signal Voltage Gain & V_{OUT} = \pm 2.0 \ V \\ \hline Positive Output Voltage Swing & \\ \hline Negative Output Voltage Swing & \\ \hline The following specifications apply for T_A = T_{HIGH} to T_{LOW}, V_S = \pm 15 \ V, R_L = 5 \ k\Omega to P_{ID} T_{A} = T_{ID} T_{A} = T_{I$	Channel Separation (See Figure 4)	$R_S = 1 k\Omega$ , $f = 10 kHz$
	The following specifications apply for V+	= $\pm$ 4.0 V, R _L = 10 k $\Omega$ to Pin 7, T _A = 25°C
	Input Offset Voltage	$R_S = 200 \Omega$
$\begin{array}{llllllllllllllllllllllllllllllllllll$	Input Offset Current	
	Input Bias Current	
Large Signal Voltage Gain $V_{OUT} = \pm 2.0 \text{ V}$ Positive Output Voltage Swing   Negative Output Voltage Swing   The following specifications apply for $T_A = T_{HIGH}$ to $T_{LOW}$ , $V_S = \pm 15 \text{ V}$ , $R_L = 5 \text{ k}\Omega$ to Pin 7.  Large Signal Voltage Gain   VOUT = $\pm 10 \text{ V}$ , $T_A = HIGH$ VOUT = $\pm 10 \text{ V}$ , $T_A = LOW$ Positive Output Voltage Swing   Negative Output Voltage Swing   Input Offset Voltage   RS = $200 \Omega$ TA = HIGH  TA = LOW  Input Bias Current   TA = HIGH	Supply Current	V _{OUT} = 0
$\begin{array}{c c} \mbox{Positive Output Voltage Swing} \\ \mbox{Negative Output Voltage Swing} \\ \mbox{The following specifications apply for $T_A$} = T_{\mbox{HIGH}} \mbox{to $T_{LOW}$, $V_S$} = \pm 15 \mbox{ V, $R_L$} = 5 \mbox{ k$\Omega$ to $Pin 7.} \\ \mbox{Vout} = \pm 10 \mbox{ V, $T_A$} = \mbox{HIGH} \\ \mbox{Vout} = \pm 10 \mbox{ V, $T_A$} = \mbox{HIGH} \\ \mbox{Vout} = \pm 10 \mbox{ V, $T_A$} = \mbox{LOW} \\ \mbox{Positive Output Voltage Swing} \\ \mbox{Input Offset Voltage} & \mbox{R}_S = 200 \Omega \\ \mbox{Input Offset Current} & \mbox{T}_A = \mbox{HIGH} \\ \mbox{T}_A = \mbox{LOW} \\ \mbox{T}_A = \mbox{HIGH} \\ \mbox{T}_A = \mbox{T}_A =$	Internal Power Dissipation	V _{OUT} = 0
Negative Output Voltage Swing  The following specifications apply for $T_A = T_{HIGH}$ to $T_{LOW}$ , $V_S = \pm 15$ V, $R_L = 5$ k $\Omega$ to Pin 7.  Large Signal Voltage Gain $ \begin{array}{c} V_{OUT} = \pm 10 \text{ V}, T_A = \text{HIGH} \\ V_{OUT} = \pm 10 \text{ V}, T_A = \text{LOW} \end{array} $ Positive Output Voltage Swing  Negative Output Voltage Swing  Input Offset Voltage $ \begin{array}{c} R_S = 200 \Omega \\ T_A = \text{HIGH} \\ T_A = \text{LOW} \end{array} $ Input Bias Current $ \begin{array}{c} T_A = \text{HIGH} \\ T_A = \text{HIGH} \end{array} $	Large Signal Voltage Gain	$V_{OUT} = \pm 2.0 \text{ V}$
The following specifications apply for $T_A = T_{HIGH}$ to $T_{LOW}$ , $V_S = \pm 15$ V, $R_L = 5$ k $\Omega$ to Pin 7.  Large Signal Voltage Gain	Positive Output Voltage Swing	
Large Signal Voltage Gain	Negative Output Voltage Swing	
	The following specifications apply for TA	= T _{HIGH} to T _{LOW} , V _S = $\pm$ 15 V, R _L = 5 k $\Omega$ to Pin 7.
$V_{OUT} = \pm 10 \text{ V, } T_{A} = \text{LOW}$ Positive Output Voltage Swing  Negative Output Voltage Swing  Input Offset Voltage $R_{S} = 200 \Omega$ $T_{A} = \text{HIGH}$ $T_{A} = \text{LOW}$ Input Bias Current $T_{A} = \text{HIGH}$	Lorgo Signal Voltago Goin	$V_{OUT} = \pm 10 \text{ V}, T_A = \text{HIGH}$
$\begin{tabular}{ll} Negative Output Voltage Swing \\ Input Offset Voltage & R_S = 200  \Omega \\ Input Offset Current & T_A = HIGH \\ \hline T_A = LOW \\ \hline Input Bias Current & T_A = HIGH \\ \hline \end{tabular}$	Large Signal Voltage Gain	$V_{OUT} = \pm 10 \text{ V}, T_A = LOW$
$\begin{array}{ll} \text{Input Offset Voltage} & \text{R}_{S} = 200 \ \Omega \\ \\ \text{Input Offset Current} & & \\ \hline T_{A} = \text{HIGH} \\ \\ \hline T_{A} = \text{LOW} \\ \\ \hline T_{A} = \text{HIGH} \\ \end{array}$	Positive Output Voltage Swing	
Input Offset Current	Negative Output Voltage Swing	
Input Offset Current  TA = LOW  TA = HIGH	Input Offset Voltage	$R_S = 200 \Omega$
T _A = LOW  Input Bias Current  T _A = HIGH	Input Offeet Current	T _A = HIGH
Input Bias Current	input Onset Current	T _A = LOW
T _A = LOW	Input Bigs Current	T _A = HIGH
	input bias outletit	$T_A = LOW$
Input Offset Voltage Drift $R_S = 200 \Omega$ , $+25^{\circ}C \le T_A \le HIGH$	Input Offset Voltage Drift	$R_S = 200 \Omega$ , $+25$ °C $\leq T_A \leq HIGH$
R _S = 200 $\Omega$ , LOW $\leq$ T _A $\leq$ +25°C	mput Onset voltage Dillt	$R_S = 200 \Omega$ , LOW $\leq T_A \leq +25^{\circ}C$


μ <b>Α749</b> C	749C		$\mu$ A749D V _{CC} = $\pm$ 6 V R _L = 10 K		μ <b>A739C</b>				
Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
	1.0	6.0		1.0	10		1.0	6.0	mV
	50	750		50	600		50	1000	nA
	0.3	1.5		0.3	1.5		0.3	2.0	μΑ
50	150		50	150		37	150		kΩ
15,000	50,000		10,000	20,000		6,500	20,000		V/V
+12	+13		+4.5	+5.0		+12	+13		V
-14	-15		-5.5	-6.0		-14	-15		V
	5.0			10			5.0		kΩ
70	90		70	90		70	90		dB
	50	350		50	100		50		μV/V
-13		+11	-4		+2.5	-10		+11	V
	180	330							mW
	9.0	14	2.0	3.0	4.5		9.0	14	mA
	2.5			2.5			2.0		dB
	.2			.2			.2		μs
	.3			.3			.3		μs
	1.0			1.0			1.0		V/μs
	140			140			140		dB
		6.0					1.0	6.0	mV
	50	600					50	1000	nA
	.3	1.5					300		μΑ
	2.5						2.5		mA
	20						20		mW
15,000	60,000					2,500	15,000		V/V
+2.5	+2.8					+2.5	+2.8		V
-3.6	-4.0					-3.6	-4.0		V
		•	<u> </u>					1	
8,000	40,000								V/V
15,000	50,000								V/V
+12	+13								V
-14	-15								V
	1.0	9.0							mV
	.05	1.5						1	μΑ
	.05	1.5							μΑ
	.3	3.0							μΑ
	.3	3.0							μΑ
	1							<b>†</b>	μV/°C
	3.0			1		i	l l	1	μ • / Ο

 $\mu$ A749C,  $\mu$ A749D and  $\mu$ A739C Electrical Characteristics (Cont.) V+ =  $\pm$  15 V, R_L = 5 k $\Omega$  to Pin 7, T_A = 25°C unless otherwise specified


Characteristics	Condition
Input Officet Current Drift	+25°C ≤ T _A
Input Offset Current Drift	$LOW \le T_A \le +25$ °C
Input Bias Current Drift	$LOW \le T_A \le HIGH$
Supply Current	V _{OUT} = 0, T _A =HIGH
Supply Current	V _{OUT} = 0, T _A = LOW
Internal Rewar Discipation	V _{OUT} = 0, T _A = HIGH
Internal Power Dissipation	$V_{OUT} = 0$ , $T_A = LOW$
The following specifications apply fo	r T _{HIGH} to T LOW, $V_S=\pm 4.5$ V, $R_L=10$ k $\Omega$ to Pin 7.
Input Offset Voltage	$R_S = 200 \Omega$
Input Offset Current	
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0 \text{ V, T}_{A} =$
Large Signal Voltage Gain	$V_{OUT} = \pm 2.0 V, T_{A} =$
Positive Output Voltage Swing	
Negative Output Voltage Swing	

#### Typical Performance Curves for $\mu$ A749C and $\mu$ A739C


## Closed Loop Gain as a Function of Frequency




#### Open Loop Frequency Response Using Recommended Compensation Networks




#### Output Capability as a Function of Frequency and Compensation




### Open Loop Phase Shift Without Compensation



## Channel Separation as Function of Frequency




### Change of AC Characteristics With Temperature




μ <b>Α749C</b>		μΑ749i R _L = 1	$\mu$ A749D V $_{CC}$ = $\pm$ 6 V R $_{L}$ = 10 K		μ <b>A739C</b>				
Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
	.5								nA/°C
	2.0								nA/°C
	4.0								nA/°C
	10								mA
	10								mA
	100								mW
	200								mW
	1.5	7.0							mV
	50	1,000							nA
8,000									V/V
15,000									V/V
+2.5	+2.8								V
-3.6	-4.0								V

#### Typical Performance Curves for $\mu$ A749D


## Closed Loop Gain as a Function of Frequency




#### Open Loop Frequency Response Using Recommended Compensation Networks




## Output Voltage Swing as a Function of Frequency for Various Compensation Networks




#### Open Loop Voltage Gain As a Function of Supply Voltage



#### Open Loop Voltage Gain As a Function of Load Resistance




#### Typical Output Voltage As a Function of Supply Voltage




#### Typical Performance Curves for $\mu$ A749D (Cont.)


Open Loop Gain As a Function of Temperature



Total Supply Current As a Function of Supply Voltage




Total Power Dissipation
As a Function of
Supply Voltage and Load




#### Typical Performance Curves for $\mu$ A749 and $\mu$ A749C


Common Mode Range As a Function of Supply Voltage




Input Noise Voltage as a Function of Frequency




Input Noise Current as a Function of Frequency




Absolute Maximum Power Dissipation as a Function of Temperature



Open Loop 180° Phase Shift Frequency as a Function of Supply Voltage




Common Mode Range as a Function of Supply Voltage




#### Typical Performance Curves for $\mu$ A749 and $\mu$ A749C (Cont.)


## Typical Output Voltage as a Function of Supply Voltage




## Open Loop Voltage Gain as a Function of Load Resistance




#### Total Supply Current as a Function of Supply Voltage




#### Total Power Dissipation as a Function of Supply Voltage and Load




#### Open Loop Voltage Gain as a Function of Supply Voltage



### Open Loop Gain as a Function of Temperature




#### Input Offset Current and Bias Current as Functions of Temperature




### Input Noise Voltage as a

Typical Performance Curves for µA739C




## Input Noise Current as a Function of Frequency




#### Typical Performance Curves for µA739C (Cont.)


Wide Band Input Noise Voltage as a Function of Temperature




Wide Band Input Noise Current as a Function of Temperature




Common Mode Range as a Function of Supply Voltage




Typical Output Voltage as a Function of Supply Voltage




Output Capability as a Function of Supply Voltage




Total Supply Current as a Function of Supply Voltage




Total Power Dissipation as a Function of Supply Voltage and Load



Open Loop Voltage Gain as a Function of Supply Voltage




Open Loop Gain as a Function of Temperature




#### Typical Performance Curves for $\mu$ A739C (Cont.)

#### Input Offset Current and Bias Current as a Function of Temperature



#### **Typical Applications**

#### Stereo Phono Preamplifier—RIAA Equalized





#### **Typical Performance**

Gain 40 dB at 1 kHz, RIAA equalized Input overload point, 80 mV rms
Noise Level, 2 µV referred to input
Signal to noise ratio, 74 dB below 10 mW
Channel separation @ 1 kHz, 80 dB

#### Typical Applications (Cont.)

#### **Stereo Tape Preamplifier**





#### Typical Performance

 Gain at 1 kHz
 60 dB

 Output Voltage Swing
 2.8 V rms

 Power Consumption
 30 mW

## FAIRCHILD

A Schlumberger Company

### μA741 Operational Amplifier


**Linear Products** 

#### Description

The  $\mu A741$  is a high performance Monolithic Operational Amplifier constructed using the Fairchild Planar epitaxial process. It is intended for a wide range of analog applications. High common mode voltage range and absence of latch-up tendencies make the  $\mu A741$  ideal for use as a voltage follower. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier, and general feedback applications.

- NO FREQUENCY COMPENSATION REQUIRED
- SHORT-CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH-UP


#### Connection Diagram 10-Pin Flatpak



#### Order Information

Туре	Package	Code	Part No.
μ <b>A</b> 741	Flatpak	3F	μΑ741FM
μΑ741Α	Flatpak	3F	μA741AFM

#### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

Order Information						
Туре	Package	Code	Part No.			
μ <b>A</b> 741	Metal	5 <b>W</b>	μΑ741HM			
μΑ741Α	Metal	5 <b>W</b>	μA741AHM			
μA741C	Metal	5 <b>W</b>	μA741HC			
μA741E	Metal	5 <b>W</b>	μA741EHC			

#### Connection Diagram 8-Pin DIP




#### Order Information

Туре	Package	Code	Part No.
μΑ741C	Molded DIP	9T	μΑ741TC
μA741C	Ceramic DIP	6T	μΑ741RC

Absolute Maximum Ratings Supply Voltage		Operating Temperature Range Military (µA741A, µA741)	-55°C to +125°C
μΑ741Α, μΑ741, μΑ741Ε	± 22 V	Commercial (µA741E, µA741C)	0°C to +70°C
μA741C	± 18 V	Pin Temperature (Soldering 60 s)	
Internal Power Dissipation		Metal Package, Flatpak, and	
(Note 1)		Ceramic DIP	300°C
Metal Package	500 MW	Molded DIP (10 s)	260°C
DIP	310 mW	Output Short Circuit Duration	
Flatpak	570 mW	(Note 3)	Indefinite
Differential Input Voltage	± 30 V		
Input Voltage (Note 2)	± 15 V		
Storage Temperature Range			
Metal Package and Flatpak	-65°C to +150°C		
DIP	-55°C to +125°C		

#### **Equivalent Circuit**



#### Notes

- 1 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the metal package, 7.1 mW/°C for the flatpak, and 5.6 mW/°C for the DIP
- 2 For supply voltages less than  $\pm\,15$  V, the absolute maximum input voltage is equal to the supply voltage.
- 3 Short circuit may be to ground or either supply Rating applies to +125°C case temperature or 75°C ambient temperature.

 $\mu$ A741 and  $\mu$ A741C

Electrical Characteristics  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise specified

			μΑ74	μ <b>Α741</b>			μ <b>Α741C</b>		
Characteristic		Condition	Min	Тур	Max	Min Typ		Max	Unit
Input Offset Voltage	)	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0		2.0	6.0	mV
Input Offset Current				20	200		20	200	nA
Input Bias Current				80	500		80	500	nA
Power Supply Reject	ction Ratio	$V_S = +10, -20$ $V_S = +20, -10 \text{ V}, R_S = 50 \Omega$		30	150		30	150	μV / V
Input Resistance			.3	2.0		.3	2.0		МΩ
Input Capacitance				1.4			1.4		pF
Offset Voltage Adjustment Range				± 15			± 15		mV
Input Voltage Range	9		}			± 12	± 13		V
Common Mode Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$				70	90		dB
Output Short Circuit	Current			25			25		mA
Large Signal Voltag	je Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	50k	200k		20k	200k		
Output Resistance				75			75		Ω
Output Voltage Swin		$R_L \geq 10 \text{ k}\Omega$				± 12	± 14		V
Output voltage Swi	ng 	$R_L \geq 2 k\Omega$				± 10	± 13		V
Supply Current				1.7	2.8		1.7	2.8	mA
Power Consumption	)			50	85		50	85	mW
Transient Page 1	Rise Time	$V_{IN}$ = 20 mV, $R_L$ = 2 k $\Omega$ ,		.3			.3		μs
Response (Unity Gain)	Overshoot	C _L ≤ 100 pF		5.0			5.0		%
Bandwidth (Note 4)				1.0			1.0		MHz
Slew Rate		$R_L \ge 2 k\Omega$		.5			.5		V/µs

#### Notes

- 0 35 4 Calculated value from BW(MHz) =  $\frac{333}{\text{Rise Time } (\mu \text{s})}$
- 5 All V_{CC} = 15 V for  $\mu$ A741 and  $\mu$ A741C
- 6. Maximum supply current for all devices  $25^{\circ}C = 2.8 \text{ mA}$  $125^{\circ}C = 2.5 \text{ mA}$  $-55^{\circ}C = 33 \text{ mA}$

 $\mu$ A741 and  $\mu$ A741C

The following specifications apply over the range of  $-55^\circ C \le T_A \le 125^\circ C$  for  $\mu A741,\, 0^\circ C \le T_A \le 70^\circ C$  for  $\mu A741C$ Electrical Characteristics (Cont.)

		μ <b>Α741</b>		1741		μ <b>Α741C</b>		
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
I		Ī					7.5	mV
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0				mV
							300	nA
Input Offset Current	$T_A = +125^{\circ}C$		7.0	200				nA
	$T_A = -55$ °C		85	500				nA
							800	nA
Input Bias Current	$T_A = +125$ °C		.03	.5				μΑ
	$T_A = -55$ °C		.3	1.5		T		μΑ
Input Voltage Range		± 12	± 13			1		V
Common Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	90					dB
Adjustment for Input Offset Voltage			± 15			± 15		mV
Supply Voltage Rejection Ratio	$V_S = +10, -20;$ $V_S = +20, -10 \text{ V}, R_S = 50 \Omega$		30	150				μV/V
Output Vallage Output	$R_L \ge 10 \text{ k}\Omega$	± 12	± 14					V
Output Voltage Swing	$R_L \ge 2 k\Omega$	± 10	± 13		± 10	± 13		V
Large Signal Voltage Gain	$R_L = 2 k\Omega$ , $V_{OUT} = \pm 10 V$	25k			15k			
Sunak Current	$T_A = +125^{\circ}C$		1.5	2.5				mA
Supply Current	$T_A = -55$ °C		2.0	3.3				mA
Dawer Canaumatian	$T_A = +125^{\circ}C$		45	75				mW
Power Consumption	$T_A = -55$ °C		60	100				mW

#### Notes

0.35 4 Calculated value from BW(MHz) =  $\frac{3.33}{\text{Rise Time } (\mu \text{s})}$ 

- 5. All V_{CC} = 15 V for  $\mu$ A741 and  $\mu$ A741C.
- 6. Maximum supply current for all devices  $25^{\circ}C = 2.8 \text{ mA}$  $125^{\circ}C = 2.5 \text{ mA}$ -55°C = 33 mA

#### $\mu$ A741A and $\mu$ A741E

**Electrical Characteristics**  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise specified.

			μ <b>Α74</b>			
Characteristic		Condition	Min	Min Typ		Unit
Input Offset Voltage		$R_{S} \leq 50 \Omega$		0.8	3.0	mV
Average Input Offset Volt	age Drift				15	μV/°C
Input Offset Current				3.0	30	nA
Average Input Offset Cur	rent Drift				0.5	nA/°C
Input Bias Current				30	80	nA
Power Supply Rejection I	Ratio	$V_S = +10, -20; V_S = +20 \text{ V}, -10 \text{ V},$ $R_S = 50 \Omega$		15	50	μV/V
Output Short Circuit Curr	ent		10	25	40	mA
Power Consumption		V _S = ±20 V		80	150	mW
Input Impedance		V _S = ±20 V	1.0	6.0		МΩ
Large Signal Voltage Ga	in	$V_S = \pm 20 \text{ V}, R_L = 2 \text{ k}\Omega,$ $V_{OUT} = \pm 15 \text{ V}$	50	200		V/mV
Transient Response	Rise Time			0.25	0.8	μs
(Unity Gain)	Overshoot			6.0	20	%
Bandwidth (Note 4)	•		.437	1.5		MHz
Slew Rate (Unity Gain)		$V_{IN} = \pm 10 \text{ V}$	0.3	0.7		V/μs

The following specifications apply over the range of  $-55^{\circ}C \le T_A \le 125^{\circ}C$  for the 741A, and  $0^{\circ}C \le T_A \le 70^{\circ}C$  for the 741F


and $0^{\circ}C \leq T_A \leq 70^{\circ}C$ for the 741E.								
Input Offset Voltage							4.0	mV
Input Offset Current							70	nA
Input Bias Current	1						210	nA
Common Mode Rejection Ratio	$V_S = \pm 20 \text{ V}, V_{\text{IN}} = \pm 15 \text{ V}, R_S = 50 \Omega$				80	95		dB
Adjustment For Input Offset Voltage	$V_{S} = \pm 20 \text{ V}$			10			mV	
Output Short Circuit Current				10		40	mA	
	VS = ±20 V	47444	-55°C			165	mW	
Power Consumption		μΑ741Α		+125°C			135	mW
		μA741E				150	mW	
Input Impedance	$V_{S} = \pm 20 \text{ V}$				0.5			ΜΩ
Outrat Valtage Suite	V - + 00 V		RL	= 10 kΩ	± 16			V
Output Voltage Swing	VS = ±20 V	$V_S = \pm 20 \text{ V}$			± 15			V
Lana Ciaral Valtana Caia	$V_{S} = \pm 20 \text{ V}, R_{L} = 2 \text{ k}\Omega, \\ V_{OUT} = \pm 15 \text{ V} \\ V_{S} = \pm 5 \text{ V}, R_{L} = 2 \text{ k}\Omega, \\ V_{OUT} = \pm 2 \text{ V}$			32			V/mV V/mV	
Large Signal Voltage Gain				10			V/mV	

#### Notes


- 4. Calculated value from BW(MHz) =  $\frac{0.35}{\text{Rise Time } (\mu \text{s})}$
- 5. All V_{CC} = 15 V for  $\mu$ A741 and  $\mu$ A741C
- 6. Maximum supply current for all devices 25°C = 28 mA 125°C = 25 mA

#### Typical Performance Curves for $\mu$ A741A and $\mu$ A741


Open Loop Voltage Gain as a Function of Supply Voltage



Output Voltage Swing as a Function of Supply Voltage




Input Common Mode Voltage as a Function of Supply Voltage




#### Typical Performance Curves for $\mu$ A741E and $\mu$ A741C


Open Loop Voltage Gain as a Function of Supply Voltage




Output Voltage Swing as a Function of Supply Voltage




Input Common Mode Voltage Range as a Function of Supply Voltage




**Transient Response** 



Transient Response Test Circuit




#### Common Mode Rejection Ratio as a Function of Frequency




#### 7

#### Typical Performance Curves for $\mu$ A741E and $\mu$ A741C (Cont.)


#### Frequency Characteristics as a Function of Supply Voltage



**Voltage Offset Null Circuit** 




#### Voltage Follower Large Signal Pulse Response




#### Typical Performance Curves for $\mu$ A741A, $\mu$ A741E and $\mu$ A741C


Power Consumption as a Function of Supply Voltage




Open Loop Voltage Gain as a Function of Frequency




Open Loop Phase Response as a Function of Frequency




input Offset Current as a Function of Supply Voltage



Input Resistance and Input Capacitance as a Function of Frequency




Output Resistance as a Function of Frequency




Typical Performance Curves for  $\mu$ A741A,  $\mu$ A741E and  $\mu$ A741C (Cont.)


Output Voltage Swing as a Function of Load Resistance




Output Voltage Swing as a Function of Frequency




Absolute Maximum Power Dissipation as a Function of Ambient Temperature




Input Noise Voltage as a Function of Frequency



Input Noise Current as a Function of Frequency




Broadband Noise for Various Bandwidths




Typical Performance Curves for  $\mu$ A741A and  $\mu$ A741


Input Bias Current as a Function of Ambient Temperature



Input Resistance as a Function of Ambient Temperature




Output Short-Circuit Current as a Function of Ambient Temperature




#### A

#### Typical Performance Curves for $\mu$ A741A and $\mu$ A741 (Cont.)


## Input Offset Current as a Function of Ambient Temperature



## Power Consumption as a Function of Ambient Temperature




## Frequency Characteristics as a Function of Ambient Temperature




#### Typical Performance Curves for $\mu$ A741E and $\mu$ A741C


Input Bias Current as a Function of Ambient Temperature




Input Resistance as a Function of Ambient Temperature




Input Offset Current as a Function of Ambient Temperature




Power Consumption as a Function of Ambient Temperature



Output Short Circuit Current as a Function of Ambient Temperature



Frequency Characteristics as a Function of Ambient Temperature





A Schlumberger Company

# μ**A747 Dual Operational Amplifier**

**Linear Products** 

#### Description

The  $\mu$ A747 is a pair of high performance Monolithic Operational Amplifiers constructed using the Fairchild Planar epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of latch-up make the  $\mu$ A747 ideal for use as a voltage follower. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu$ A747 is short circuit protected and requires no external components for frequency compensation. The internal 6 dB/octave roll-off insures stability in closed loop applications. For single amplifier performance, see  $\mu$ A741 data sheet.


- NO FREQUENCY COMPENSATION REQUIRED
- SHORT-CIRCUIT PROTECTION
- **OFFSET VOLTAGE NULL CAPABILITY**
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH-UP

#### **Absolute Maximum Ratings**

Supply Voltage	
Military	
(μΑ747Α, μΑ747, μΑ747Ε)	$\pm$ 22 V
Commercial (µA747C)	± 18 V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	670 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	$\pm$ 15 V
Voltage Between Offset	
Null and V-	$\pm$ 0.5 $$ V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
Military (μΑ747Α, μΑ747)	-55°C to +125°C
Commercial (µA747E, µA747C)	0°C to 70°C
Pin Temperature (Soldering)	
Metal and Ceramic DIP (60 s)	300°C
Molded DIP (10 s)	260°C

Indefinite

### Connection Diagram 10-Pin Metal Package




(Top View)

V + A is internally connected to V + B for  $\mu$ A747A,  $\mu$ A747,  $\mu$ A747E, and  $\mu$ A747C.

#### Order Information

Oraci iniormation									
Туре	Package	Code	Part No.						
μΑ747	Metal	5X	μ <b>Α747</b> ΗΜ						
μΑ747Α	Metal	5X	μ <b>Α747</b> ΑΗΜ						
μA747C	Metal	5X	μA747HC						
μA747E	Metal	5X	μA747EHC						

### Connection Diagram 14-Pin DIP



(Top View)


Order Information									
Type	Package	Code	Part No.						
μΑ747	Ceramic DIP	6A	μΑ747D <b>M</b>						
μΑ747Α	Ceramic DIP	6A	μA747ADM						
μA747C	Ceramic DIP	6A	μA747DC						
μA747C	Molded DIP	9A	μA747PC						
μΑ747E	Ceramic DIP	6A	μA747EDC						

Notes on following pages.

(Note 3)

Output Short Circuit Duration

#### Equivalent Circuit (1/2 of circuit shown)



#### Notes

- Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the Metal Package and 7 1 mW/°C for the DIP
- 2 For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage
- 3 Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 75°C ambient temperature.

 $\mu$ A747 and  $\mu$ A747C Electrical Characteristics  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise specified

			μ <b>Α747</b>		μ <b>Α747C</b>					
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit	
Input Offset Voltag	je	$R_{S} \leq$ 10 k $\Omega$		1.0	5.0		1.0	6.0	mV	
Input Offset Currer	nt			20	200		20	200	nA	
Input Bias Current				80	500		80	500	nA	
Power Supply Reje	ection Ratio	$V_S = +10, -20;$ $V_S = +20, -10 \text{ V, R}_S = 50 \Omega$		30	150		30	150	μV / V	
Input Resistance			.3	2.0		.3	2.0		МΩ	
Input Capacitance				1.4			1.4		pF	
Offset Voltage Adjustment Range				± 15			± 15		mV	
Output Short Circu	it Current			25			25		mA	
Large Signal Volta	ge Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	50k	200k		25k	200k			
Output Resistance				75			75		Ω	
Supply Current (To	otal)			3.4	5.6		3.9	5.6	mA	
Power Consumption	n (Total)			100	170		100	170	mW	
Transient Response	Rise Time	$V_{IN}$ = 20 mV, $R_L$ = 2 k $\Omega$ ,		.3			.3		μs	
(Unity Gain)	Overshoot	C _L ≤ 100 pF		5.0			5.0		%	
Bandwidth (Note 4	)			1.0			1.0		MHz	
Slew Rate		$R_L \ge 2 k\Omega$		.5			.5		V/μs	
Channel Separation	n			120			120		dB	

The following specifications apply over the range of  $-55^{\circ}C \leq T_A \leq 125^{\circ}C$  for  $\mu A747$ ,  $0^{\circ}C \leq T_A \leq 70^{\circ}C$  for  $\mu A747C$ 

Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$		1.0	6.0		1.0	7.5	mV
						7.0	300	nA
Input Offset Current	$T_A = +125^{\circ}C$		7.0	200				nA
	$T_A = -55^{\circ}C$		85	500				nA
						30	800	nA
Input Bias Current	$T_A = +125^{\circ}C$		.03	.5				μΑ
	$T_A = -55$ °C		.3	1.5				μΑ
Input Voltage Range		± 12	± 13		± 12	± 13		٧
Common Mode Rejection Ratio	$R_{S} \leq$ 10 k $\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$V_S = +10, -20;$ $V_S = +20, -10 \text{ V}, R_S = 50 \Omega$		30	150		30	150	μV/V
Outsut Valtana Suitan	$R_L \geq 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		V
Output Voltage Swing	$R_L \ge 2 k\Omega$	± 10	± 13		± 10	± 13		V
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	25k			15k			
						4.0	6.6	mA
Supply Current (Total)	$T_A = +125^{\circ}C$		3.0	5.0				mA
	$T_A = -55^{\circ}C$		4.0	6.6				mA
						120	200	mW
Power Consumption (Total)	$T_A = +125^{\circ}C$		90	150				mW
	$T_A = -55$ °C		120	200				mW

Note

^{0 35} 4 Calculated value from BW(MHz) =  $\frac{1}{\text{Rise Time } (\mu \text{s})}$ 

 $\mu$ A747A and  $\mu$ A747E Electrical Characteristics  $\pm 5$  V  $\leq$  V_S  $\leq$   $\pm 20$  V, T_A = 25°C unless otherwise specified.

				<b>μΑ747Α/Ε</b>				
Characteristic		Condition			Тур	Max	Unit	
Input Offset Voltage		$R_{\rm S} \leq 50 \Omega$			0.8	3.0	mV	
Average Input Offset Vol	tage Drift					15	μV/°	
Input Offset Current					3	30	nA	
A	D-iff	μΑ747Ε	T _A = 25°C to 70°C T _A = 0°C to 25°C			0.2 0.5	nA/°C	
Average Input Offset Current Drift		μΑ747Α	$T_A = 25^{\circ}C \text{ to } 125^{\circ}C$ $T_A = -55^{\circ}C \text{ to } 0^{\circ}C$			0.2 0.5	nA/°(	
Input Bias Current					30	80	nA	
Power Supply Rejection Ratio		$V_S = +10, -20; V_S = +20 \text{ V}, -10 \text{ V},$ $R_S = 50 \Omega$			15	50	μV/V	
Common Mode Rejection	Ratio	$V_S = \pm 20 \text{ V}, V_{IN} = \pm 15 \text{ V}, R_S = 50 \Omega$		80	95		dB	
Adjustment For Input Offs	set Voltage	V _S = ±20 V		10			mV	
0.44.014.011.0		μΑ747Α		10	25	40	mA	
Output Short Circuit Curr	ent	μΑ747Ε			25	35	mA	
Power Consumption		V _S = ±20 V			160	300	mW	
Input Impedance		V _S = ±20 V		1.0	6		MΩ	
Large Signal Voltage Ga	in	V _S = ±2	0 V, R _L = 2 k $\Omega$ , V _{OUT} = $\pm$ 15 V	50			V/mV	
Transient Response (Unity Gain) Rise Time Overshoot		V - 00			0.25	0.8	μs	
		$V_{IN}$ = 20 mV, $R_L$ = 2 k $\Omega$ , $C_L \le$ 100 V _S			6	20	%	
Bandwidth (Note 4)				0.437	1.5		MHz	
Slew Rate (Unity Gain)		$V_{IN} = \pm$	10 V	0.3	0.7		V/µs	

The following specifications apply over the range of  $-55^{\circ}C \le T_A \le 125^{\circ}C$  for  $\mu A747A$ ,  $0^{\circ}C \le T_A \le 70^{\circ}C$  for  $\mu A747E$ 


Input Offset Voltage					4.0	mV
Input Offset Current					70	nA
Input Bias Current					210	nA
Output Short Circuit Current				10	40	mA
		A 7 4 7 A	-55°C		330	mW
Power Consumption	$V_{S} = \pm 20 \text{ V}$	μΑ747Α	+125°C		270	mW
5		μΑ747Ε			330	mW
Input Impedance	$V_{S} = \pm 20 \text{ V}$			0.5		MΩ
Output Voltage Swing	V _S = ±20 V		$R_L = 10 \text{ k}\Omega$	± 16		V
Output Voltage Swilig	VS - ±20 V		$R_L = 2 k\Omega$	± 15		V
Large Signal Voltage Coin	$V_{S} = \pm 20 V$	$V_S = \pm 20 \text{ V}, R_L = 2 \text{ k}\Omega, V_{OUT} = \pm 15 \text{ V}$				V/mV
Large Signal Voltage Gain	$V_S = \pm 5 V, I$	$R_L = 2 k\Omega$	V _{OUT} = ±2 V	10		V/mV
Channel Separation	V _S = ±20 V			100		dB

Note


⁴ Calculated value from BW(MHz) =  $\frac{0.35}{\text{Rise Time (}\mu\text{s})}$ 

#### Typical Performance Curves for $\mu$ A747A and $\mu$ A747


Input Bias Current as a Function of Ambient Temperature




Input Resistance as a Function of Ambient Temperature




Output Short Circuit Current as a Function of Ambient Temperature




Input Offset Current as a Function of Ambient Temperature



Power Consumption as a Function of Ambient Temperature




Frequency Characteristics as a Function of Ambient Temperature




Typical Performance Curves for  $\mu$ A747E and  $\mu$ A747C


Input Bias Current as a Function of Ambient Temperature



Input Resistance as a Function of Ambient Temperature




Input Offset Current as a Function of Ambient Temperature




#### ,

#### Typical Performance Curves for $\mu$ A747E and $\mu$ A747C (Cont.)


## Power Consumption as a Function of Ambient Temperature



Output Short-Circuit Current as a Function of Ambient Temperature




## Frequency Characteristics as a Function of Ambient Temperature




#### Typical Performance Curves for $\mu$ A747A, $\mu$ A747C, $\mu$ A747 and $\mu$ A747E


Power Consumption as a Function of Supply Voltage




Open Loop Voltage Gain as a Function of Frequency




Open Loop Phase Response as a Function of Frequency




Input Offset Current as a Function of Supply Voltage



Input Resistance and Input Capacitance as a Function of Frequency




Output Resistance as a Function of Frequency




Typical Performance Curves for  $\mu$ A747A,  $\mu$ A747C,  $\mu$ A747 and  $\mu$ A747E (Cont.)


## Output Voltage Swing as a Function of Load Resistance




Output Voltage Swing as a Function of Frequency




Input Noise Voltage Density as a Function of Frequency




#### Input Noise Current Density as a Function of Frequency




Broadband Noise for Various Bandwidths




Typical Performance Curves for  $\mu$ A747 and  $\mu$ A747C






Typical Performance Curves for  $\mu$ A747 and  $\mu$ A747C (Cont.)


**Transient Response** 



Voltage Follower Large Signal Pulse Response




Frequency Characteristics as a Function of Supply Voltage




#### ı

#### **Test Circuits**

#### **Voltage Offset Null Circuit**




#### **Transient Response Test Circuit**




#### **Typical Applications**

#### Quadrature Oscillator




$$f = \frac{1}{2\pi\sqrt{C2R2C3R3}}$$
 (R1C1 = R2C2)

#### Tracking Positive and Negative Voltage References




Positive Output =  $V_{D1} \times \frac{R1 + R2}{R2}$ Negative Output = -Positive Output  $\times \frac{R6}{R5}$ 

#### **Analog Multiplier**



*Matched to 0 1% E_{OUT} = 100E_{IN1} x E_{IN2}

#### Compressor/Expander Amplifiers



#### Notes

- 1. Maximum Compression Expansion Ratio = R/R (10 k $\Omega > R \ge 0$ )
- 2. Diodes D1 through D4 are matched FD666 or Equivalent



A Schlumberger Company

### μA748 Operational Amplifier

**Linear Products** 

#### Description

The  $\mu$ A748 is a High Performance Monolithic Operational Amplifier constructed using the Fairchild Planar epitaxial process. It is intended for a high wide range of analog applications where tailoring of frequency characteristics is desirable. High common mode voltage range and absence of latch-up make the  $\mu$ A748 ideal for use as a voltage follower. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu$ A748 is short circuit protected and has the same pin configuration as the popular  $\mu$ A741 operational amplifier. Unity gain frequency compensation is achieved by means of a single 30 pF capacitor.

- SHORT CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- LOW POWER CONSUMPTION
- NO LATCH-UP

Supply Voltage

#### **Absolute Maximum Ratings**

Storage Temperature Range

Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	310 mW
Flatpak	570 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	$\pm$ 15 V

 Metal Package
 -65°C to +150°C

 DIP
 -55°C to +125°C


± 22 V

Operating Temperature Range
Military (µA748) -55°C to +125°C

Commercial (µA748C) 0°C to +70°C
Pin Temperature (Soldering 60 s)

Metal Package 300°C
Molded DIP (10 s) 260°C
Output Short Circuit Duration Indefinite
(Note 3)

#### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

#### Order Information

Туре	Package	Code	Part No.	
μΑ748	Metal	5 <b>W</b>	μΑ748HM	
μΑ748C	Metal	5 <b>W</b>	μA748HC	

#### Connection Diagram 8-Pin DIP




#### Order Information

Туре	Package	Code	Part No.
μΑ748C	Molded DIP	9T	μΑ748TC

#### Notes

- 1 Rating applies to ambient temperatures up to 70°C Above 70°C ambient derate linearly at 6 3 mW/°C for metal package, 5 6 mW/°C for the DIP
- 2 For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage in equal to the supply voltage
- 3 Short circuit may be to ground or either supply Rating applies to +125°C case temperature or +75°C ambient temperature

#### **Equivalent Circuit**



 $\mu$ A748 and  $\mu$ A78A Electrical Characteristics  $V_S = \pm$  15 V,  $T_A = 25$ °C,  $C_C = 30$  pF unless otherwise specified.  $\mu$ A748A  $\mu$ A748

			μ <b>Α748Α</b>		μΑ748				
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltag	je	$R_S \leq 10 \text{ k}\Omega$		0.5	2.0		1.0	5.0	mV
Input Offset Currer	nt			2.0	10		20	200	nA
Input Bias Current			<u> </u>	20	75		80	500	nA
Input Resistance			2.0	10.0		0.3	2.0		$M\Omega$
Input Capacitance				3.0			2.0		pF
Offset Voltage Adjustment Range				± 25			± 15		mV
Large Signal Volta	ige Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	50 k	250 k		50 k	150 k		V/V
Output Resistance	)		<u> </u>	100			75		Ω
Output Short-Circu	it Current			± 25			25		mA
Supply Current				1.9	2.8		1.9	2.8	mA
Power Consumption	on			60	85		60	85	mW
Transient Response (Voltage	Rise Time	$V_{IN} = 20 \text{ mV}, C_C = 30 \text{ pF},$		0.3	_		0.3		μs
Follower, Gain of 1)	Overshoot	$R_L = 2 \text{ k}\Omega, C_L \leq 100 \text{ pF}$		5.0			5.0		%
Slew Rate (Voltag Follower, Gain of		$R_L \geq 2 k\Omega$		0.5			0.5		V/μs
Transient Response (Voltage	Rise Time	$V_{IN} = 20 \text{ mV}, C_C = 3.5 \text{ pF},$		0.2			0.2		μs
Follower, Gain of 10)	Overshoot	$R_L = 2 k\Omega, C_L \le 100 pF$		5.0			5.0		%
Slew Rate (Voltag Follower, Gain of	10)	$R_L \ge 2 \text{ k}\Omega, C_C = 3.5 \text{ pF}$					5.5		V/μs
The following spec	cifications a	pply for $-55^{\circ}C \le T_{A} \le 125^{\circ}C$				,			
Input Offset Voltag	ge	$R_{S} \leq 10 \text{ k}\Omega$		0.5	3.0		1.0	6.0	mV
Input Offset Currer	nt	T _A = HIGH			25		10	200	nA
		T _A = LOW			25		50	500	nA
Input Bias Current		T _A = HIGH			0.1		0.03	0.5	μΑ
Input bias ourrent		$T_A = LOW$			0.1		0.3	1.5	μΑ
Input Voltage Rang	ge		± 12	± 13		± 12	± 13		V
Common Mode Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$	80	95		70	90		dB
Supply Voltage Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$		13	100		30	150	μ <b>V</b> / <b>V</b>
Large Signal Volta	age Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	25 k			25 k			V/V
Output Voltage Sw	vina	$R_L \ge 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		V
	·····	$R_L \geq 2 k\Omega$	± 10	± 13		± 10	± 13		V
Supply Current		T _A = HIGH		1.5	2.5		1.5	2.5	mA
		T _A = LOW		2.0	3.3		2.0	3.3	mA
Power Consumation	<b></b>	T _A = HIGH		40	75		45	75	mW
Power Consumption	JII	T _A = LOW		60	100		60	100	mW


 $\mu$ A748C Electrical Characteristics  $V_S = \pm 15$  V,  $T_A = 25$ °C,  $C_C = 30$  pF unless otherwise specified.

Characteristic			μ <b>Α748</b> 0			
		Condition	Min	Тур	Max	Unit
Input Offset Voltage		$R_{S} \leq$ 10 k $\Omega$		2.0	6.0	mV
Input Offset Current				20	200	nA
Input Bias Current				80	500	nA
Input Resistance			0.3	2.0		ΜΩ
Input Capacitance				2.0		pF
Offset Voltage Adjustme	nt Range			± 15		mV
Large Signal Voltage Ga	in	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	20 k	150 k		V/V
Output Resistance				75		Ω
Output Short-Circuit Curi	rent			25		mA
Supply Current				1.9	2.8	mA
Power Consumption				60	85	mW
Transient Response	Rise Time	$V_{IN} = 20 \text{ mV}, C_C = 30 \text{ pF},$		0.3		μs
(Voltage Follower, Gain of 1)	Overshoot	$R_L = 2 k\Omega$ , $C_L \le 100 pF$		5.0		%
Slew Rate (Voltage Follower, Gain of 1)		$R_L \ge 2 k\Omega$		0.5		V/μs
Transient Response	Rise Time	$V_{IN}$ = 20 mV, $C_C$ = 3.5 pF, $R_L$ = 2 k $\Omega$ , $C_L \le$ 100 pF		0.2		μs
(Voltage Follower, Gain of 10)	Overshoot			5.0		%
Slew Rate (Voltage Follower, Gain of 10)		$R_L \ge 2 \text{ k}\Omega$ , $C_C = 3.5 \text{ pF}$		5.5		V / μs
The following specificati	on apply for (	$0^{\circ}$ C $\leq$ T _A $\leq$ 70 $^{\circ}$ C				
Input Offset Voltage		$R_{S} \leq 10 \text{ k}\Omega$		2.0	7.5	mV
l		T _A = HIGH			300	nA
Input Offset Current		$T_A = LOW$			800	μΑ
Input Voltage Range			± 12	± 13		٧
Common Mode Rejection	n Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	90		dB
Supply Voltage Rejectio	n Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150	μV / \
Large Signal Voltage Ga	in	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15,000			V/V
Output Voltage Swins		$R_L \ge 10 \text{ k}\Omega$	± 12	± 14		V
Output Voltage Swing		$R_L \ge 2 k\Omega$	± 10	± 13		V
0.1.0		T _A = HIGH		1.5	2.5	mA
Supply Current		$T_A = LO$		2.0	3.3	mA
Dower Consumption		T _A = HIGH		45	75	mW
Power Consumption		$T_A = LO$		60	100	mW


#### .

#### Typical Performance Curves for $\mu$ A748


# Input Bias Current as a Function of Ambient Temperature




# Input Resistance as a Function of Ambient Temperature




#### Output Short Circuit Current as a Function of Ambient Temperature




# Input Offset Current as a Function of Supply Voltage



#### Input Offset Current as a Function of Ambient Temperature




Power Consumption as a Function of Ambient Temperature




#### Typical Perfomance Curves for $\mu$ A748C


# Input Bias Current as a Function of Ambient Temperature



# Input Resistance as a Function of Ambient Temperature




#### Output Short Circuit Current as a Function of Ambient Temperature




#### Typical Perfomance Curves for µA748C (Cont.)


Input Offset Current as a Function of Supply Voltage



Input Offset Current as a Function of Ambient Temperature




Power Consumption as a Function of Ambient Temperature




Typical Perfomance Curves for  $\mu$ A748 and  $\mu$ A748C


Open Loop Voltage Gain as a Function of Supply Voltage




Output Voltage Swing as a Function of Supply Voltage




Input Common Mode Voltage Range as a Function of Supply Voltage




Power Consumption as a Function of Supply Voltage



Output Voltage Swing as a Function of Load Resistance




Frequency Characteristics as a Function of Supply Voltage




#### A

#### Typical Perfomance Curves for $\mu$ A748 and $\mu$ A748C (Cont.)


# μΑ748 Frequency Characteristics as a Function of Ambient Temperature




# $\mu$ 748C Frequency Characteristics as a Function of Ambient Temperature




## Input Noise Voltage as a Function of Frequency




## Input Noise Current as a Function of Frequency




#### Broad Band Noise for Various Bandwidths




Open Loop Voltage Gain as a Function of Frequency




# Open Loop Phase Response as a Function of Frequency



Output Voltage Swing as a Function of Frequency




# Open Loop Voltage Gain as a Function of Frequency for Various Gain/Compensation Options




#### Typical Perfomance Curves for $\mu$ A748 and $\mu$ A748C (Cont.)


# Frequency Response for Various Closed Loop Gains




# Compensation Capacitance as a Function of Closed Loop Voltage Gain




#### Input Resistance and Input Capacitance as a Function of Frequency




## Voltage Follower Transient Response (Gain of 1)




#### Transient Response Test Circuit




#### Voltage Follower Large-Signal Pulse Response



## Output Resistance as a Function of Frequency




#### Common Mode Rejection Ratio as a Function of Frequency




#### Typical Performance Curves for $\mu$ A748 and $\mu$ A748C (Cont.)


#### **Feed Forward Compensation**




# Large Signal Feed Forward Transient Response



#### **Voltage Offset Null Circuit**




Suggested



Alternate

#### **Typical Applications**


#### **Pulse Width Modulator**




$$\begin{split} f_{C} &= \frac{1}{2\pi \, \text{R2 C1}} \\ f_{n} &= \frac{1}{2\pi \, \text{R1 C1}} \\ &= \frac{1}{2\pi \, \text{R2 C2}} \\ f_{C} &< f_{n} < f_{\text{unity gain}} \end{split}$$

#### Typical Applications (Cont.)

#### **Practical Differentiator**



# Circuit for Operating the $\mu$ A748 Without a Negative Supply



# FAIRCHILD

A Schlumberger Company

## μA759 Power Operational Amplifier

**Linear Products** 

#### **Description**

The  $\mu$ A759 is a High Performance Monolithic Operational Amplifier constructed using the Fairchild Planar Epitaxial process. The amplifier provides 325 mA output current and features small signal characteristics better than the  $\mu$ A741. The amplifier is designed to operate from a single or dual power supply and the input common mode range includes the negative supply. The high gain and high output power provide superior performance whenever an operational amplifier is needed. The  $\mu$ A759 employs internal current limiting, thermal shutdown and safearea compensation making it essentially indestructible. It is intended for a wide range of applications including voltage regulators, audio amplifiers, servo amplifiers and power drivers.

- OUTPUT CURRENT 325 mA MINIMUM
- INTERNAL SHORT-CIRCUIT CURRENT LIMITING
- INTERNAL THERMAL-OVERLOAD PROTECTION
- INTERNAL OUTPUT TRANSISTORS SAFE-AREA PROTECTION
- INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND OR NEGATIVE SUPPLY

#### **Absolute Maximum Ratings**

O			14	
lagus	י עו	v o	ıtade	

Between V+ and V- 36V

Differential Input Voltage (Note 1) 30 V

Input Voltage (Note 1) (V - -0.3 V) to V+

Internally Limited

Internal Power Dissipation

(Note 2)
Operating Junction

Temperature Range

Military ( $\mu$ A749)  $-55^{\circ}$ C to  $+150^{\circ}$ C

Commercial ( $\mu$ A759C) 0°C to +125°C

Storage Temperature Range

4-Pin Power Watt (U1) -55°C to +150°C

8-Pin TO-99 (H) -65°C to +150 °C

Pin Temperature


4-Pin Power Watt (U1)

(Soldering, 10 s) 260°C

8-Pin TO-99 (H)

(Soldering, 60 s) 300°C

#### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

#### **Order Information**

Type	Package	Code	Part No.
μΑ759	Metal	5 <b>W</b>	μA759HM
μA759C	Metal	5 <b>W</b>	μA759HC

### Connection Diagram Power Watt Package



(Top View)


#### **Order Information**

Oraci milo	imation		
Type	Package	Code	Part No.
μΑ759C	Power Watt	8 <b>Z</b>	μΑ759U1C

#### Notes

- For a supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.
- 2 Although the internal power dissipation is limited, the junction temperature must be kept below the maximum specified temperature in order to meet data sheet specifications. To calculate the maximum junction temperature or heat sink required, use the thermal resistance values on page 3

#### **Equivalent Circuit**



			μ <b>Α759</b> μ <b>Α759</b> C						
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Volt	age	$R_{S} \leq 10 \text{ k}\Omega$		1.0	3.0		1.0	6.0	mV
Input Offset Curi	ent			5.0	30		5.0	50	nA
Input Bias Curre	nt			50	150		50	250	nA
Input Resistance	)		0.25	1.5		0.25	1.5		МΩ
Input Voltage Range			+13 to	+13 to -V _S		+13 to	+13 to -V _S		V
Large Signal Vo	Itage Gain	$R_L \ge 50 \Omega$ , $V_{OUT} = \pm 10 V$	50 k	200 k		25 k	200 k		V/V
Supply Current				12	18		12	18	mA
Peak Output Cui	rent	$3 \text{ V} \le  V_S - V_{OUT}  < 10 \text{ V}$	±325	±500		± 325	±500		mA
Short Circuit Cu	rrent	$ V_S - V_{OUT}  = 30 \text{ V}$		± 200			± 200		mA
Transient	Risetime	$R_L \ge 50 \Omega$		300			300		ns
Response (Unity Gain)	Overshoot	$R_L \geq 50 \Omega$		5.0			10		%
Slew Rate		$R_L \ge 50 \Omega$		0.6			0.5		V/μs
Unity Gain Band	width			1.0			1.0		MHz
The following sp	ecifications	apply for $-55^{\circ}\text{C} \leq \text{T}_\text{J} \leq 150$	°C (μΑ7	59), or 0	)° ≤ TJ	≤ 125°	C (μΑ75	59C)	
Input Offset Volt	age	$R_{S} \leq 10 \text{ k}\Omega$			4.5			7.5	mV
Input Offset Curr	rent				60			100	nA
Input Bias Curre	nt				300			400	nA
Common Mode Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$	80	100		70	100		dB
Power Supply Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$	80	100		80	100		dB
Large Signal Vo	Itage Gain	$R_L \ge 50 \Omega$ , $V_{OUT} = \pm 10 V$	25 k	200 k		25 k	200 k		V/V
Output Voltage	Swing	$R_L \geq 50 \Omega$	± 10	± 12.5		± 10	± 12.5		V

Package	Туре	Max	Тур	Max
	θ _{JC} °C/W	θ _{JC} °C/W	θ _{JA} °C/W	θ _{JA} °C/W
Power Watt (U1)	8.0	12	75	80
Metal Can (H)	30	40	120	185

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{\theta_{JC} + \theta_{CA}} \text{ or } \frac{T_{J(MAX)} - T_A}{\theta_{JA}}$$

(Without a heat sink)

$$\theta_{CA} = \theta_{CS} + \theta_{SA}$$

Solving for T_J: T_J = T_A + P_D ( $\theta$ _{JC} +  $\theta$ _{CA}) or T_A + P_D $\theta$ _{JA} (Without heat sink)

Where: T.

 $\begin{array}{lll} {\rm T_{J}} & = {\rm Junction\ Temperature} \\ {\rm T_{A}} & = {\rm Ambient\ Temperature} \\ {\rm P_{D}} & = {\rm Power\ Dissipation} \\ {\theta_{\rm JA}} & = {\rm Junction\ to\ ambient} \\ {\rm thermal\ resistance} \\ {\theta_{\rm JC}} & = {\rm Junction\ to\ case} \\ {\rm thermal\ resistance} \\ \end{array}$ 

 $\theta_{CA}$  = Case to ambient thermal resistance

 $\theta_{CS}$  = Case to heat sink thermal resistance

 $\theta_{SA}$  = Heat sink to ambient thermal resistance

#### **Mounting Hints**

#### Metal Can Package (µA759HC/µA759HM)


The  $\mu$ A759 in the 8-Pin TO-99 metal can package must be used with a heat sink. With  $\pm$  15 V power supplies, the  $\mu$ A759 can dissipate up to 540 mW in its quiescent (no load) state. This would result in a 100°C rise in chip temperature to 125°C (assuming a 25°C ambient temperature). In order to avoid this problem, it is advisable to use either a slip on or stud mount heat sink with this package. If a stud mount heat sink is used, it may be necessary to use insulating washers between the stud and the chassis because the case of the  $\mu$ A759 is internally connected to the negative power supply terminal.

#### Power Watt Package (µA759U1C)


The µA759U1C is designed to be attached by the tab to a heat sink. This heat sink can be either one of the many heat sinks which are commercially available, a piece of metal such as the equipment chassis, or a suitable amount of copper foil as on a double sided PC board. The important thing to remember is that the negative power supply connection to the op amp must be made through the tab. Furthermore, adequate heat sinking must be provided to keep the chip temperature below 125°C under worst case load and ambient temperature conditions.

#### **Typical Performance Curves**


#### Frequency Response at Various Closed Loop Gain Settings



#### Open Loop Gain and Phase Response as a Function of Frequency




# Output Voltage as a Function of Frequency




#### **Typical Performance Curves (Cont.)**


P-P Output Voltage as a Function of Load Resistance




Voltage Follower Large Signal Pulse Response




Voltage Follower Transient Response




Total Harmonic Distortion as a Function of Frequency




Total Harmonic Distortion as a Function of Power Outout




Input Noise Voltage as a Function of Frequency




Noise Current as a Function of Frequency



Output Short Circuit Current as a Function of Junction Temperature




Peak Output Current as a Function of Output Voltage




#### 7

#### Offset Null Circuit




#### Paralleling $\mu$ A759 Power OP Amps




#### **Audio Applications**

#### **Low Cost Phono Amplifier**




Speaker Impedance (ohms)	Output Power (watts)	Min Supply (volts)	V _{out} p-p (volts)		
4	.18	9	2.4		
8 .36 16 .72		12	4.8		
		15	9.6		
32	1.44	25	19.2		

#### **Headphone Amplifier**




## Bidirectional Intercom System Using the $\mu$ A759 Power OP Amp



#### **Features**

- Circuit Simplicity
- 1 Watt of Audio Output
- Duplex operation with only one two-wire cable as interconnect.

#### High Slew Rate Power OP Amp/Audio Amp



#### **Features**


- High Slew Rate 9 V/µs
- High 3 dB Power Bandwidth 85 kHz
- 18 Watts Output Power Into an 8  $\Omega$  Load.
- Low Distortion .2%, 10 VRMS, 1 kHz Into 8  $\Omega$

#### **Design Consideration**

■ A_V ≥ 10

#### **Servo Applications**

#### **DC Servo Amplifiers**




#### **Features**

- **■** Circuit Simplicity
- One Chip Means Excellent Reliability

#### **Design Considerations**

■ IOUT ≤ 325 mA

#### AC Servo Amplifier - Bridge Type



#### **Features**


- Gain of 10
- Use of µA759 Means Simple Inexpensive Circuit

#### **Design Considerations**

■ 325 mA Max Output Current

#### **Regulator Applications**


#### **Adjustable Dual Tracking Regulator**



- Wide Output Voltage Range (±2.2 to ±30 V)
- Excellent Load Regulation  $\Delta V_{OUT} < \pm 5$  mV for
- $\Delta I_{OUT} = \pm 0.2 \text{ A}$  Excellent Line Regulation  $\Delta_{OUT} < \pm 2 \text{ mV}$  for  $\Delta V_{IN} = 10 V$

#### Regulator Applications (Con't)

#### 10 Amp - 12 Volt Regulator



#### **Features**

- Excellent Load and Line Regulation
- Excellent Temperature Coefficient-Depends Largely on Tempco of the Reference Zener



A Schlumberger Company

# $\mu$ A771 • $\mu$ A772 • $\mu$ A774 Operational Amplifier Family


**Linear Products** 

#### Description

These monolithic JFET Input Operational Amplifiers incorporate well-matched ion-implanted JFETS on the same chip with standard bipolar transistors. The key features of these op amps are low input bias currents in the sub nanoamp range plus high slew rate (13  $V/\mu s$  typically) and wide bandwidth (3.0 MHz typically).

- LOW INPUT BIAS CURRENT-200 pA
- LOW INPUT OFFSET CURRENT-100 pA
- HIGH SLEW RATE 13 V/µs TYPICALLY
- WIDE BANDWIDTH—3.0 MHz TYPICALLY

## $\mu$ A771 Connection Diagram 8-Pin DIP




(Top View)

#### Order Information

Older IIIIOII	nation		
Туре	Package	Code	Part No.
μA771AM	Ceramic	6T	μA771ARM
μA771BM	Ceramic	6T	μA771BRM
μΑ771Α	Ceramic	6T	μA771ARC
μA771B	Ceramic	6T	μA771BRC
μΑ771	Ceramic	6T	μA771RC
μΑ771Α	Molded	9T	μA771ATC
μA771B	Molded	9T	μA771BTC
μΑ771	Molded	9T	μA771TC
μA771L	Ceramic	6T	μA771LRC
μA771L	Molded	9T	μA771LTC

## $\mu$ A772 Connection Diagram 8-Pin DIP




(Top View)

#### Order Information

Older IIIIoii	ilation		
Type	Package	Code	Part No.
μA772AM	Ceramic	6T	μA772ARM
μA772BM	Ceramic	6T	μA772BRM
μΑ772Α	Ceramic	6T	μA772ARC
μA772B	Ceramic	6T	μA772BRC
μΑ772	Ceramic	6T	μΑ772RC
μΑ772Α	Molded	9T	μA772ATC
μA772B	Molded	9T	μA772BTC
μΑ772	Molded	9T	μA772TC

## $\mu$ A774 Connection Diagram 14-Pin DIP



#### Order Information

Туре	Package	Code	Part No.
μΑ774L	Ceramic	6A	$\mu$ A774LDC
μΑ774L	Molded	9A	μΑ774LPC

**Absolute Maximum Ratings** 

Supply Voltage Internal Power Dissipation

(Note 1)

Ceramic DIP

Molded DIP Package Differential Input Voltage

Input Voltage Range (Note 2) **Output Short-Circuit Duration** 

Storage Temperature Range

Ceramic

Molded

± 18 V

670 mW

310 mW ± 30 V

± 16 V continuous

-65°C to +150°C -55°C to +125°C

**Operating Temperature Range** 

Commercial

 $\mu$ AF77XA,  $\mu$ AF77XB,

μAF77X, μAF77XL

Military μAF77XAM, μAF77XBM


Pin Temperature

Molded DIP (Soldering, 10 s) Ceramic DIP (Soldering, 60 s) 0°C to +70°C

-55°C to +125°C

260°C 300°C

#### **Equivalent Circuit**



#### Note

μA771 only

- 1. Rating applies to ambient temperatures up to 70°C above  $T_A = 70$ °C 5.6 mW/°C for the mini DIP and 8.3 mW/°C for the DIP
- 2 Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

#### DC Electrical Characteristics—Commercial Grade Devices

			μ <b>Α77</b> Χ			μ <b>Α77XL</b>			
Symbol Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
The Follo	wing Specifications App	ly for $V_S = \pm 15 \text{ V}$ , $T_A = 25^\circ$	С						
Vos	Input Offset Voltage	(Note 3) $R_S = 10 \text{ k}\Omega$			10.0			15.0	mV
los	Input Offset Current	(Notes 3, 4) T _j = 25°C			100			100	pΑ
I _B	Input Bias Current	(Notes 3, 4) T _j = 25°C		50	200		50	200	pΑ
R _{IN}	Input Resistance			10 ¹²			1012		Ω
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ R _L = 2 k $\Omega$	50	100		50	100		V/mV
Isc	Short Circuit Current			25			25		mA
Is	Supply Current	Per Amplifier			2.8			2.8	mA
The Follo	wing Specifications App	oly for $V_S = \pm 15 \text{ V}$ , $0^{\circ}\text{C} \leq \text{T}$	A 70°C	-					
Vos	Input Offset Voltage	(Note 3) $R_S = 10 \text{ k}\Omega$			13			20	mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10			10		μV/°C
los	Input Offset Current	(Notes 3, 4)			4.0			4.0	nA
I _B	Input Bias Current	(Notes 3, 4)			8.0		+	8.0	nA
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V},  R_L = 2 \text{ k}\Omega$	25			25	L,		V/mV
Vo	Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	± 12 ± 10			± 12 ± 10			V V
V _{CM}	Input Common Mode Voltage Range		± 11	+15 -12		± 11	+15 -12		v
CMRR	Common Mode Rejection Ratio	$R_S = 10 \text{ k}\Omega$	70			70			dB
PSRR	Supply Voltage Rejection Ratio	$R_S = 10 \text{ k}\Omega$	70			70			dB
Is	Supply Current	Per Amplifier			3.0			3.0	mA

#### Notes

- 3  $V_{OS}$ ,  $I_B$  and  $I_{OS}$  are measured at  $V_{CM}$  = 0.
- 4. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,
- $P_D T_J = T_A = \theta_{JA} P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- 5 Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.

#### DC Electrical Characteristics—Commercial Grade Devices

			μΑ77	μ <b>Α77ΧΑ</b>			ΚB		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
The Follo	wing Specifications App	ply for $V_S = \pm 15 \text{ V}$ , $T_A = 25^\circ$	С						
Vos	Input Offset Voltage	(Note 3) $R_S = 10 \text{ k}\Omega$			2.0			5.0	mV
los	Input Offset Current	(Notes 3, 4) T _J = 25°C			50			50	pA
IB	Input Bias Current	(Notes 3, 4) T _j = 25°C		50	100		50	100	pΑ
R _{IN}	Input Resistance			1012			10 ¹²		Ω
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ R _L = 2 k $\Omega$	50	100		50	100		V/mV
Isc	Short Circuit Current			25			25		mA
Is	Supply Current	Per Amplifier			2.8			2.8	mA
The Follo	wing Specifications App	bly for $V_S = \pm 15 \text{ V}$ , $0^{\circ}\text{C} \leq \text{T}$ ,	4 70°C						-
Vos	Input Offset Voltage	(Note 3) $R_S = 10 \text{ k}\Omega$			4.0			7.0	mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10			10		μV/°C
los	Input Offset Current	(Notes 3, 4)			2.0			2.0	nA
lB	Input Bias Current	(Notes 3, 4)			4.0			4.0	nA
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V},  R_L = 2 \text{ k}\Omega$	25			25			V/mV
V _O	Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	± 12 ± 10			± 12 ± 10			V
V _{CM}	Input Common Mode Voltage Range		± 11	+15 -12		± 11	+15 -12		v
CMRR	Common Mode Rejection Ratio	$R_S = 10 \text{ k}\Omega$	80			80			dB
PSRR	Supply Voltage Rejection Ratio	$R_S = 10 \text{ k}\Omega$	80			80			dB
Is	Supply Current	Per Amplifier			3.0			3.0	mA

#### Notes

- 3  $V_{OS}$ , IB and IOS are measured at  $V_{CM} = 0$
- 4 The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_j Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,
- $P_D T_J = T_A = \theta_{JA} \ P_D$  where  $\theta_{JA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum
- 5 Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice

			μ <b>Α77</b> 2	μ <b>Α77ΧΑΜ</b>			KBM		
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
The Follo	wing Specifications App	ly for $V_S = \pm 15 \text{ V}$ , $T_A = 25^\circ$	С						
Vos	Input Offset Voltage	$R_S = 10 \text{ k}\Omega$ (Note 3)			2.0			5.0	mV
los	Input Offset Current	(Notes 3, 4) T _j = 25°C			50			50	pΑ
IB	Input Bias Current	(Notes 3, 4) T _j = 25°C		50	100		50	100	pΑ
R _{IN}	Input Resistance			1012			10 ¹²		Ω
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V},  R_L = 2 \text{ k}\Omega$	50			50			V/mV
V _O	Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	± 12 ± 10			± 12 ± 10			V V
V _{CM}	Input Common Mode Voltage Range		± 11	+15 -12		± 11	+15 -12		v
CMRR	Common Mode Rejection Ratio	$R_S = 10 \text{ k}\Omega$	80			80			dB
PSRR	Supply Voltage Rejection Ratio	$R_S = 10 \text{ k}\Omega$	80			80			dB
Is	Supply Current	Per Amplifier			2.8			2.8	mA
The Follo	wing Specifications App	bly for $V_S = \pm 15 \text{ V}, -55^{\circ}\text{C} \le$	Τ _Α 125	5°C					
Vos	Input Offset Voltage	$R_S = 10 \text{ k}\Omega$ (Note 3)			5.0			8.0	mV
$\Delta V_{OS}/\Delta T$	Average TC of Input Offset Voltage	$R_S = 10 \text{ k}\Omega$		10			10		μV°/0
los	Input Offset Current	(Notes 3, 4)			20			20	nA
IB	Input Bias:Current	(Notes 3, 4)			50			50	nA
Avol	Large Signal Voltage Gain	$V_O = \pm 10 \text{ V}$ $R_L = 2 \text{ k}\Omega$	25			25			V/mV
v _o	Output Voltage Swing	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	± 12 ± 10			± 12 ± 10			V V
CMRR	Cómmon Mode Rejection Ratio	$R_S = 10 \text{ k}\Omega$	80			80			dB

#### **Commercial and Military**

**PSRR** 

ls

Supply Voltage

Rejection Ratio

**Supply Current** 

AC Electrical Characteristics  $V_S = \pm 15 \text{ V}, T_A = 25^{\circ}\text{C}$ 

 $R_S = 10 \text{ k}\Omega$ 

Per Amplifier

Symbol			All Gra			
	Characteristic	Condition	Min	Тур	Max	Unit
SR	Slew Rate	(Figure 1)		13		V/μs
GBW	Gain Bandwidth Product	(Figure 2)		3.0		MHz
en	Equivalent Input Noise Voltage	$R_S = 100 \Omega$ , $f = 1000 Hz$		16		nV/√Hz
in	Equivalent Input Noise Current	f = 1000 Hz		0.01		pA/√Hz

80

80

3.4

dΒ


mΑ

3.4


Notes on preceding page

#### **Typical Performance Curves**


#### Output Voltage Swing vs. Load Resistance




#### Output Voltage Swing vs. **Supply Voltage**




Open Loop **Frequency Response** 




#### **Maximum Undistorted Output vs. Frequency**




#### **Gain Bandwidth** Product vs. **Temperature**




Slew Rate vs. **Temperature** 






#### **Input Bias Current** vs. Temperature




#### **Bias Current** Warm-up Change




#### Typical Performance Curves (Cont.)

Maximum Common Mode Input Voltage vs. Supply Voltage




Supply Current vs. Temperature



#### **Test Circuit**

#### Input Offset Voltage Null Circuit (µA771 only)



#### **Typical Applications**

Fig. 1. Unity Gain Amplifier





Fig. 2. Gain-of-10 Inverting Amplifier





A Schlumberger Company

## μΑ776 Multi-Purpose Programmable Op Amp


**Linear Products** 

#### Description

The µA776 Programmable Operational Amplifier is constructed using the Fairchild Planar epitaxial process. High input impedance, low supply currents, and low input noise over a wide range of operating supply voltages coupled with programmable electrical characteristics result in an extremely versatile amplifier for use in high accuracy, low power consumption analog applications, Input noise voltage and current, power consumption, and input current can be optimized by a single resistor or current source that sets the chip quiescent current for nano watt power consumption or for characteristics similar to the µA741. Internal frequency compensation, absence of latch-up, high slew rate and short circuit current protection assure ease of use in long time integrators. active filters, and sample and hold circuits.

- MICROPOWER CONSUMPTION
- $\blacksquare$  ± 1.2 V to ± 18 V OPERATION
- NO FREQUENCY COMPENSATION REQUIRED
- **LOW INPUT BIAS CURRENTS**
- WIDE PROGRAMMING RANGE
- HIGH SLEW RATE
- **LOW NOISE**
- SHORT-CIRCUIT PROTECTION
- OFFSET NULL CAPABILITY
- NO LATCH-UP

# Connection Diagram 8-Pin Metal Package




(Top View)

#### Order Information

Туре	Package	Code	Part No.
μΑ776	Metal	5 W	μΑ776HM
μA776C	Metal	5 W	μΑ776HC

#### Connection Diagram 8-Pin DIP



(Top View)

#### Order Information

Туре	Package	Code	Part No.
μΑ776C	Molded DIP	9T	μ <b>Α776</b> ΤΟ

Absolute Maximum Ratings

Supply Voltage ± 18 V

Internal Power

Dissipation (Note 1)

Metal Package

500 mW DIP 310 mW ±30 V Differential Input Voltage Input Voltage (Note 2) + 15 V

Voltage Between Offset

Null and V-

±0.5 V

500 μA

ISET (Maximum Current

at ISFT)

V_{SFT} (Maximum Voltage

 $(V+-2.0 V) \leq V_{SET} \leq V+$ to Ground at ISET)

Storage Temperature

Metal Package -65°C to +150°C DIP -55°C to +125°C

Operating Temperature

Military (µA776) -55°C to +125°C Commercial (µA776C) 0°C to +70°C


Pin Temperature (Soldering)

300°C Metal Package (60 s) DIP (10 s) 260°C

**Output Short Circuit** 

**Duration (Note 3)** Indefinite

#### **Equivalent Circuit**



- 1. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for Metal Can, 8.3 mW/°C for the DIP, and 5.6 mW/°C for the Mini DIP
- 2. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Short Circuit may be to ground or either supply. Rating applies to +125°C case temperature or +75°C ambient temperature for  $I_{SET} \leq 30 \mu A$ .

 $\pm$  15 V Operation for  $\mu$ A776 Electrical Characteristics  $T_A = 25$  °C, unless otherwise specified.

			I _{SET} =	<b>1.5</b> μ.	1.5 μΑ		I _{SET} = 15 μA		
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltag	ge	$R_S \leq 10 \text{ k}\Omega$		2.0	5.0		2.0	5.0	mV
Input Offset Curre	nt	$R_{S} \leq 10 \text{ k}\Omega$		0.7	3.0		2.0	15	nA
Input Bias Current				2.0	7.5		15	50	nΑ
Input Resistance				50			5.0		$m\Omega$
Input Capacitance				2.0			2.0		pF
Offset Voltage Adjustment Range	1			9.0			18		mV
Lorge Signal Valte	an Cain	$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 10 \text{ V}$	200 k	400 k					V/V
Large Signal Volta	ige Gaill	$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 10 V$				100 k	400 k		V/V
Output Resistance	)			5.0 k			1.0 k		Ω
Output Short-Circu	uit Current			3.0			12		mA
Supply Current				20	25		160	180	μΑ
Power Consumption	on				0.75			5.4	mW
Transient Response	Rise Time	,		1.6			0.35		μs
(unity gain)	Overshoot	C _L = 100 pF		0			10		%
Slew Rate		$R_L \ge 5 k\Omega$		0.1			0.8		V/μ
Output Valtage Su	win a	$R_L \ge 75 \text{ k}\Omega$	± 12	± 14					٧
Output Voltage Sv	ving	$R_L \geq 5 k\Omega$				± 10	± 13		V
The following spec	cifications a	pply $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$							
Input Offset Voltag	ge	$R_{S} \leq 10 \text{ k}\Omega$			6.0			6.0	mV
0		T _A = +125°C			5.0			15	nA
Input Offset Curre	nτ	$T_A = -55^{\circ}C$			10			40	nA
		T _A = +125°C			7.5			50	nA
Input Bias Current		T _A = -55°C			20			120	nA
Input Voltage Ran	ge		± 10			± 10			V
Common Mode Rejection Ratio		$R_{S} \leq$ 10 k $\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$		25	150		25	150	μV /
Large Signal Voltage Gain		$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 10 \text{ V}$	100 k			75 k			V/V
Output Voltage Sv	ving	$R_L \ge 75 \text{ k}\Omega$	± 10			± 10			V
Supply Current					30			200	μΑ
Power Consumption	on				0.9			6.0	mW

 $\pm\,3$  V Operation For  $\mu\text{A776}$  Electrical Characteristics  $T_A$  = 25°C, unless otherwise specified.

			I _{SET} =	$_{\Gamma}$ = 1.5 $\mu$ A		I _{SET} = 15 μA			
Characteristic		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltag	je	$R_{S} \leq$ 10 k $\Omega$		2.0	5.0		2.0	5.0	mV
Input Offset Currei	nt			0.7	3.0		2.0	15	nA
Input Bias Current				2.0	7.5		15	50	nΑ
Input Resistance				50			5.0		$M\Omega$
Input Capacitance				2.0			2.0		pF
Offset Voltage Adjustment Range				9.0			18		mV
Large Signal Volta	ae Gain	$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 1 \text{ V}$	50 k	200 k					V/V
Large Olgilar Volta	ige dain	$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 1 V$				50 k	200 k		V/V
Output Resistance	)			5.0 k			1.0 k		Ω
Output Short-Circu	iit Current			3.0			5.0		mA
Supply Current				13	20		130	160	μΑ
Power Consumption	n			78	120		780	960	μW
Transient Response	Rise Time	$V_{\text{IN}}$ = 20 mV, $R_{\text{L}} \ge 5 \text{ k}\Omega$ ,		3.0			0.6		μs
(unity gain)	Overshoot	C _L = 100 pF		0			5		%
Slew Rate		$R_L \ge 5 k\Omega$		0.03			0.35		V/μs
The following spec	cifications a	pply for $-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125^{\circ}$	C		,			<b>,</b>	
Input Offset Voltag	je	$R_{S} \leq 10 \text{ k}\Omega$			6.0			6.0	mV
Input Offset Curre	nt	$T_A = +125^{\circ}C$			5.0			15	nA
Input Onset Ourie		$T_A = -55$ °C			10			40	nA
Input Bias Current		$T_A = +125^{\circ}C$			7.5			50	nΑ
input bias Current		$T_A = -55$ °C			20			120	nA
Input Voltage Ran	ge		± 1.0			± 1.0			٧
Common Mode Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$	70	86		70	86		dB
Supply Voltage Rejection Ratio		$R_{S} \leq$ 10 k $\Omega$		25	150		25	150	μV / V
1 Oi 1 \/-!b-	0-:-	$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 1 \text{ V}$	25 k						V/V
Large Signal Voltage Gain		$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 1 V$				25 k			V/V
Outsid Valles C		$R_L \ge 75 \text{ k}\Omega$	± 2.0	± 2.4					٧
Output Voltage Sv	ving	$R_L \ge 5 k\Omega$				± 1.9	±2.1		V
Supply Current					25			180	μΑ
Power Consumption					150			1080	μW

 $\pm$  15 V Operation for  $\mu$ A776C Electrical Characteristics  $T_A = 25$  °C, unless otherwise specified.


Characteristic			SET =	= <b>1.5</b> μ	A	$I_{SET} = 15 \mu A$			
		Conditions	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltag	је	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	mV
Input Offset Current				0.7	6.0		2.0	25	nA
Input Bias Current				2.0	10		15	50	nΑ
Input Resistance				50			5.0		$M\Omega$
Input Capacitance				2.0			2.0		pF
Offset Voltage Adjustment Range				9.0			18		mV
Large Cianal Valte	on Cain	$R_L \ge 75 k\Omega$ , $V_{OUT} = \pm 10 V$	50 k	400 k					V/V
Large Signal Volta	ige Gaiii	$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 10 V$				50 k	400 k		V/V
Output Resistance	,			5.0			1.0		kΩ
Output Short-Circu	uit Current			3.0			12		mA
Supply Current				20	30		160	190	μΑ
Power Consumption	on				0.9			5.7	mW
Transient Response	Rise Time	$V_{IN}$ = 20 mV, $R_L \ge 5 k\Omega$ ,		1.6			0.35		μs
(unity gain)	Overshoot	C _L ≤ 100 pF		0			10		%
Slew Rate		$R_L \leq 5 k\Omega$		0.1			0.8		<b>V</b> /μ
Output Voltage Sv	vina	$R_L \ge 75 \text{ k}\Omega$	± 12	± 14					V
Output voitage Sv	villy	$R_L \ge 5 k\Omega$				± 10	± 13		V
The following spec	cifications a	pply $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$							
Input Offset Voltag	ge	$R_{S} \leq 10 \text{ k}\Omega$			7.5			7.5	m۷
Innut Officet Curre		T _A = +70°C			6.0			25	nA
Input Offset Curre	iit.	$T_A = 0$ °C			10			40	nA
Innut Bine Course		T _A = +70°C			10			50	nΑ
Input Bias Current		T _A = 0°C			20			100	nΑ
Input Voltage Ran	ge		± 10			± 10			V
Common Mode Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio		$R_S \leq 10 \text{ k}\Omega$		25	200		25	200	μV /
Large Signal Voltage Gain		$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 10 \text{ V}$	50 k			50 k			V/V
Output Voltage Sv	ving	$R_L \ge 75 \text{ k}\Omega$	± 10			± 10			٧
Supply Current					35			200	μΑ
Power Consumption	on .				1.05			6.0	mW

 $\pm\,3$  V Operation For  $\mu\text{A776C}$  Electrical Characteristics  $T_A$  = 25°C, unless otherwise specified.


Characteristic			ISET =	$I_{SET} = 1.5 \mu A$			$I_{SET} = 15 \mu A$		
		Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltag	je	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	6.0	m۷
Input Offset Current				0.7	6.0		2.0	25	nΑ
Input Bias Current				2.0	10		15	50	nΑ
Input Resistance				50			5.0		$m\Omega$
Input Capacitance				2.0			2.0		рF
Offset Voltage Adjustment Range				9.0			18		mV
Large Signal Volta	ao Goin	$R_L \ge 75 k\Omega$ , $V_{OUT} = \pm 1 V$	25 k	200 k					V/V
Large Signal Volta	ige Gaiii	$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 1 V$				25 k	200 k		V/V
Output Resistance	)			5.0			1.0		kΩ
Output Short-Circu	it Current			3.0			5.0		mA
Supply Current				13	20		130	170	μΑ
Power Consumption	on			78	120		780	1020	μW
Transient Response	Rise Time	$V_{\text{IN}}$ = 20 mV, $R_{\text{L}} \ge 5 \text{ k}\Omega$ ,		3.0			0.6		μS
(unity gain)	Overshoot	C _L ≤ 100 pF		0			5		%
Slew Rate		$R_L \leq 5 k\Omega$		0.03			0.35		<b>V</b> / μ
The following spec	cifications a	pply for $0^{\circ}C \le T_A \le +70^{\circ}C$							
Input Offset Voltag	је	$R_S \leq 10 \text{ k}\Omega$			7.5			7.5	mV
Input Offset Curre	nt	$T_A = +70$ °C			6.0			25	nΑ
		$T_A = 0$ °C			10			40	nΑ
Input Bias Current		$T_A = +70^{\circ}C$			10			50	nΑ
mput bias Current		T _A = 0°C			20			100	nA
Input Voltage Ran	ge		± 1.0			± 1.0			٧
Common Mode Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$	70	86		70	86		dB
Supply Voltage Rejection Ratio		$R_{S} \leq 10 \text{ k}\Omega$		25	200		25	200	μ <b>V</b> /
Lorgo Signal Volta	an Goin	$R_L \ge 75 \text{ k}\Omega$ , $V_{OUT} = \pm 1 \text{ V}$	25 k						V/V
Large Signal Voltage Gain		$R_L \ge 5 k\Omega$ , $V_{OUT} = \pm 1 V$				25 k			V/V
0		$R_L \ge 75 \text{ k}\Omega$	±2.0	± 2.4					V
Output Voltage Sv	ving	$R_L \geq 5 k\Omega$				± 2.0	± 2.1		V
Supply Current					25			180	μΑ
Power Consumption	on .				150	1		1080	μW

#### Typical Performance Curves for $\mu$ A776 and $\mu$ A776C


# Input Bias Current as a Function of Set Current




Input Bias Current as a Function of Ambient Temperature




Input Offset Current as a Function of Ambient Temperature




#### Change in Input Offset Voltage as a Function of Set Current




#### Change in Input Offset Voltage as a Function of Ambient Temperature (Unnulled)




Input Noise Voltage as a Function of Set Current




#### Input Noise Voltage and Current as a Function of Frequency



Input Noise Current as a Function of Set Current




# Optimum Source Resistor for Minimum Noise as a Function of Set Current




#### Typical Performance Curves for $\mu$ A776 and $\mu$ A776C (Cont.)


Output Voltage Swing as a Function of Load Resistance




Output Voltage Swing as a Function of Supply Voltage




Gain-Bandwidth Product as a Function of Set Current




Open Loop Voltage Gain as a Function of Ambient Temperature




Open Loop Voltage Gain as a Function of Ambient Temperature




Power Supply Rejection Ratio as a Function of Set Current




Supply Current as a Function of Ambient Temperature



Standby Supply Current as a Function of Set Current




Thermal Response of Input Offset Voltage to Step Change of Case Temperature




#### 4

#### Typical Performance Curves for $\mu$ A776 and $\mu$ A776C (Cont.)


#### Stabilization Time of Input Offset Voltage From Power On




#### Input Offset Voltage Drift as a Function of Time



#### Slew Rate as a Function of Set Current



# Set Current as a Function of Set Resistor



# Quiescent Current Setting Resistor (ISET to V⁻)

	Is	ET
٧s	<b>1.5</b> μ <b>A</b>	15 μ <b>A</b>
± 1.5 V	1.7 ΜΩ	170 kΩ
± 3.0 V	3.6 MΩ	360 kΩ
±6.0 V	7.5 <b>M</b> Ω	750 kΩ
± 15 V	20 ΜΩ	2.0 ΜΩ

#### Note

The  $\mu$ A776 may be operated with R_{SET} connected to ground or V-


#### ISET Equations

$$I_{SET} = \frac{V + -0.7 - V -}{R_{SET}}$$
where R_{SET} is connected to V-

 $I_{SET} = \frac{V + -0.7}{R_{SET}}$ 


where R_{SET} is connected to ground.

#### Voltage Follower Transient Response (Unity Gain)




#### **Biasing Circuits**

#### **Resistor Biasing**




**RSET** Connected to Ground




R_{SET} Connected to V $^-$  *Recommended for supply voltages less than  $\pm 6$  V.


#### **Transistor Current Source Biasing**



#### **Voltage Offset Null Circuit**




#### **FET Current Source Biasing**



#### Transient Response Test Circuit

Ú.





μΑ791 Power Operational Amplifier

Linear Products

#### Description


The  $\mu$ A791 is a High Performance Monolithic Operational Amplifier constructed using the Fairchild Planar Epitaxial process with input characteristics similar to the  $\mu$ A741 operational amplifier and 1A available output current. It is intended for use in a wide variety of applications including audio amplifiers, servo amplifiers, and power supplies. The high gain and high output power capability provide superior performance wherever an operational amplifier/power booster combination is required. The  $\mu$ A791 is

- **CURRENT OUTPUT TO 1 A**
- **SHORT-CIRCUIT PROTECTION**
- OFFSET VOLTAGE NULL CAPABILITY

thermal-overload and short-circuit protected.

- NO LATCH UP
- LARGE COMMON MODE AND DIFFERENTIAL MODE RANGES
- **THERMAL-OVERLOAD PROTECTION**

## Connection Diagram 10-Pin Metal Package




(Top View)

#### Order Information

Oraci illiorillation									
Package	Code	Part No.							
Metal	5H	μΑ791KC							
Metal	5H	μA791KM							
	Package Metal	Package Code Metal 5H							

#### **Equivalent Circuit**



#### Note

Pin connections shown are for metal can.

### **Absolute Maximum Ratings**

Supply Voltage

Military (µA791) Commercial (µA791C)

± 18 V Peak Output Current 1.25 A

Continuous Internal Power Dissipation (Total Package)

(Note 1) Peak Internal Power Dissipation

(Per Output Transistor for

 $t \leq 5$  s. Note 2) Differential Input Voltage Input Voltage (Note 3)

Voltages between offset Null and V-

Operating Junction Temperature Military (µA791)

Commercial (µA791C) Storage Temperature Metal Package

Pin Temperature Metal Package (Soldering,

60 s max.)

### Internally Limited

15 W ±30 V ± 15 V

± 22 V

±0.5 V

-55°C to +150°C 0°C to +125°C

-65°C to +150°C

280°C

### Notes

1 Thermal resistance of the packages (without a heat sink)

Package	Juno to C		June to Am	Unit	
	Тур	Max	Тур	Max	
то-з	4	6	35	40	°C/W

- 2. Under short circuit conditions, the safe operating area and dc power dissipation limitations must be observed.
- 3. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.

 $\mu$ A791 and  $\mu$ A791C

Electrical Characteristics  $V_S = \pm 15 \text{ V}$ ,  $T_J = 25 ^{\circ}\text{C}$  unless otherwise specified

		μΑ791			μ <b>Α791</b> C			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unite
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	5.0		2.0	6.0	mV
Input Offset Current			20	200		20	200	nA
Input Bias Current			80	500		80	500	nA
Input Resistance		0.3	2.0		0.3	1.0		MΩ
Offset Voltage Adjustment Range			± 15			± 15		mV
Input Voltage Range		± 12	± 13		± 12	± 13		٧
Common Mode Rejection Ratio		70			70			dB
Power Supply Rejection Ratio				150			150	μV / \
Larga Signal Vallaga Caia	$R_L = 1 k\Omega$ , $V_{OUT} = \pm 10 V$	50 k			20 k			V/V
Large Signal Voltage Gain	$R_L = 10 \Omega$ , $V_{OUT} = \pm 10 V$	50 k			20 k			V/V
Output Valtage Swins	$R_{SC} = 0$ , $R_L = 1 k\Omega$	± 12	± 14		± 11.5	± 14		V
Output Voltage Swing	$R_{SC} = 0$ , $R_L = 10 \Omega$	± 10	± 12.2		± 10	± 12.2		٧
Output Short Circuit Current	$R_{SC} = 0.7 \Omega$		1000			1000		mA
Output Short Circuit Current	$R_{SC} = 1.5 \Omega$		500			500		mA
Supply Current (Zero Signal)				25			30	mA

### $\mu$ A791 and $\mu$ A791C


Electrical Characteristics (Cont.)

The following specifications apply for  $-55^{\circ}C \le T_{J} \le 150^{\circ}C$ 


		μ <b>A791</b>			μ <b>Α791C</b>			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Units
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$			6			7.5	mV
Input Offset Current				500			300	nA
Input Bias Current				1.5			800	nA
Common Mode Rejection Ratio		70			70			dB
Power Supply Rejection Ratio				150			150	μV/V
Large Signal Waltage Cain	$R_L = 1 k\Omega$ , $V_{OUT} = \pm 10 V$	25 k			15 k			V/V
Large Signal Voltage Gain	$R_L = 10 \text{ k}\Omega$ , $V_{OUT} = \pm 10 \text{ V}$	25 k			15 k			V/V
Outside Valley - Outside	$R_{SC}$ = 0, $R_L$ = 1 $k\Omega$	± 10			± 10			V
Output Voltage Swing	$R_{SC} = 0$ , $R_L = 10 \text{ k}\Omega$	± 10			± 10			V
Supply Current (Zero Signal)				30			30	mA

# Typical Performance Curves for $\mu$ A791 and $\mu$ A791C


# Input Bias Current as a Function of Junction Temperature




Input Offset Current as a Function of Junction Temperature




Output Resistance as a Function of Frequency (Open Loop)




### Voltage Gain as a Function of Power Supply Voltage



# Power Supply Rejection Ratio as a Function of Frequency




# Input Noise Voltage as a Function of Frequency




### Typical Performance Curves for $\mu$ A791 and $\mu$ A791C (Cont.)


# Input Noise Current as a Function of Frequency




# Total Noise (20 Hz-20 kHz) as a Function of Junction Temperature




# Output Voltage Swing as a Function of Output Current




### Output Safe Operating Area per Output Transistor




Short Circuit Current as a Function of Current Sense Resistor, R_{SC}




Short Circuit Current as a Function of Case Temperature




Power Bandwidth as a Function of Closed Loop Gain



Slew Rate as a Function of Closed Loop Gain




Voltage Gain as a Function of Open Loop Frequency Response




### 4

# Typical Performance Curves for $\mu$ A791 and $\mu$ A791C (Cont.)


# Open Loop Phase Response as a Function of Frequency



# Frequency Response for Closed Loop Gains



### **Frequency Compensation**



Gain	Cc
1	100 pF
10	100 pF 5pF
100	Not Reg.


R _{SC}	Isc
0.6 Ω	1.0 A
1.5 Ω	500 mA
3.0 Ω	250 mA

### Notes

- 1 Power supply decoupling capacitors and compensation network components must have short leads and they must be located at the amplifier pins.
- When short-circuit limiting is not required, connect terminals one and three together.
- 3. Pin connections in parentheses are for plastic packages.
- 4. Output compensation may be required for some loads.

### **Typical Applications**


### **Positive Voltage Regulator**




### Notes

3.0 V to 27 V regulator 500 mA output current

### **DC Servo Amplifier**



### **AC Servo Amplifier Bridge Type**



# FAIRCHILD

A Schlumberger Company

### μΑ798 Dual Operational Amplifier


**Linear Products** 

### **Description**

The  $\mu$ A798 is a monolithic pair of independent, high gain, internally frequency compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. They are constructed using the Fairchild Planar epitaxial process.

- INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND OR NEGATIVE SUPPLY
- OUTPUT VOLTAGE CAN SWING NEAR GROUND OR NEGATIVE SUPPLY
- INTERNALLY COMPENSATED
- WIDE POWER SUPPLY RANGE SINGLE SUPPLY OF 3.0 TO 36 V
  - DUAL SUPPLY OF  $\pm$  1.5 V TO  $\pm$  18 V
- CLASS AB OUTPUT STAGE FOR MINIMAL CROSSOVER DISTORTION
- SHORT CIRCUIT PROTECTED OUTPUT
- HIGH OPEN LOOP GAIN 200 k
- **EXCEEDS 1458 TYPE PERFORMANCE**
- OPERATION SPECIFIED AT ± 15 V AND +5 V POWER SUPPLIES
- HIGH OUTPUT CURRENT SINK CAPABILITY 0.8 mA AT V_{OUT} = 400 mV

### Connection Diagram 8-Pin Mini DIP




Order Information

Type Package μΑ798C Molded DIP

Code 9T Part No. μΑ798TC

### Equivalent Circuit (1 (0 of circuit chaum)



### **Absolute Maximum Ratings**

Supply Voltage Between

V+ and VDifferential Input Voltage (Note 1)

Differential Input Voltage (Note 1) ±30 V Input Voltage (V-) (Note 1) +0.3 V (V-) to V+

Internal Power Dissipation 310 mW

(Note 2)

**Operating Temperature Range** 

Commercial (C) Storage Temperature Range 0°C to +70°C -55°C to +125°C

Pin Temperature (Soldering, 10 s) Output Short Circuit Duration 260°C (Note 5)

36 V

# Notes

- For supply voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.
- Rating applies to ambient temperature up to 70°C. Above TA = 70°C, derate linearly 5.6 mW/°C for the Molded DIP.
- 3. Not to exceed maximum package power dissipation.
- 4. Output will swing to ground.
- Indefinite on shorts to ground or V- supply. Shorts to V+ supply may result in power dissipation exceeding the absolute maximum rating.

### μ**Α798**C

**Electrical Characteristics**  $V_S = \pm 15$ , V,  $T_A = 25$ °C unless otherwise noted.

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage			2.0	6.0	mV
Input Offset Current			10	50	nA
Input Bias Current			-50	-250	nA
Input Impedance	f = 20 Hz	0.3	1.0		МΩ
Input Common Mode Voltage Range		+13 to -V _S	+13.5 to -V _S		v
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
Large Signal Open Loop Voltage Gain	$V_{OUT} = \pm 10 \text{ V, R}_{L} = 2 \text{ k}\Omega$	20	200		V/mV
Power Bandwidth	$A_V = 1$ , $R_L = 2 k\Omega$ , $V_{OUT} = 20 V pk-pk$		9.0		kHz
Small Signal Bandwidth	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		1.0		MHz
Slew Rate	$A_V = 1$ , $V_{IN} = -10 \text{ V to } +10 \text{ V}$		0.6		V/μs
Rise Time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		0.3		μs
Fall Time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		0.3		μs
Overshoot	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		20		%
Phase Margin	$A_V = 1$ , $R_L = 2 k\Omega$ , $C_L = 200 pF$		60		Degree
Crossover Distortion	$V_{IN}$ = 30 mV pk-pk, $V_{OUT}$ = 2 V pk-pk f = 10 kHz		0.1		%
Output Voltage Range	$R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$	± 13 ± 12	± 14 ± 13.5		V V
Individual Output Short Circuit Current	(Notes 3, 4)	± 10	±30		mA
Output Impedance	f = 20 Hz		800		Ω
Power Supply Rejection Ratio	Positive Negative		30 30	150 150	μV/V μV/V
Power Supply Current	$V_{OUT} = 0$ , $R_L = \infty$		2.0	4.0	mA
Channel Separation	f = 1 kHz to 20 kHz (Input Referenced)		-120		dB
The following specifications apply for	0°C ≤ T _A ≤ 70°C				
Input Offset Voltage				7.5	mV
Average Temperature Coefficient of Input Offset Voltage			10		μV/°C
Input Offset Current				200	nA
Average Temperature Coefficient of Input Offset Current			50		pA/°C
Input Bias Current				-400	nA
Large Signal Open Loop Voltage Gain	$R_L = 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15			V/mV
Output Voltage Range	$R_L = 2 k\Omega$	± 10			V
**************************************	<u> </u>		<del></del>		

### Notes

^{3.} Not to exceed maximum package power dissipation.

Indefinite on shorts to ground or V – supply. Shorts to V+ supply may result in power dissipation exceeding the absolute maximum rating.

**Electrical Characteristics**  $V_S = \pm 5.0 \text{ V}$  and Ground,  $T_A = 25 \,^{\circ}\text{C}$  unless otherwise noted.


Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage			2.0	7.5	mV
Input Offset Current			10	50	nA
Input Bias Current			-80	-250	nA
Large Signal Open Loop Voltage Gain	$R_L = 2 k\Omega$	20	200		V/mV
Power Supply Rejection Ratio				150	μV/V
Output Voltage Range (Note 5)	$R_L$ = 10 kΩ $R_L$ = 10 kΩ, 5.0 V ≤ V _S ≤ 30 V	4.0 (V+) -1.5			V pk-pk V pk-pk
Output Sink Current	V _{IN} = 1.0 V, V _{OUT} = 200 mV	0.35			mA
Power Supply Current			2.0	4.0	mA

#### Note


5. Output will swing to ground.

### **Typical Performance Curves**


### **Sinewave Response**




Output Voltage as a Function of Frequency




Large Signal Open Loop Voltage Gain as a Function of Frequency




Output Swing as a Function of Supply Voltage



Input Bias Current as a Function of Temperature




Input Bias Current as a Function of Supply Voltage



### **Typical Applications**

### **Multiple Feedback Bandpass Filter**



$$f_0 = \frac{\Delta}{1}$$
 center frequency

$$BW = Bandwidth$$

R in  $k\Omega$ 

C in uF

$$Q = \frac{f_0}{BW} < 10$$

$$C1 = C2 = \frac{Q}{3}$$


$$R1 = R2 = 1$$
  
 $R3 = 9Q^2 - 1$ 
Use scaling factors in these expressions.

If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters

Design example:

given: Q = 5, 
$$f_0$$
 = 1 kHz  
Let R1 = R2 = 10 k $\Omega$   
then R3 = 9(5)² - 10  
R3 = 215 k $\Omega$   
C =  $\frac{5}{3}$  = 1.6 nF

### **Comparator With Hysteresis**




$$V_{INL} = \frac{R1}{R1 + R2} (V_{OL} - V_{REF}) + V_{REF}$$

$$V_{INH} = \frac{R1}{R1 + R2} (V_{OH} - V_{REF}) + V_{REF}$$


$$H = \frac{R1}{R1 + R2} (V_{OH} V_{OL})$$

$$f = \frac{R1 + R2}{4CR_fR1}$$
 if R3 =  $\frac{R2R1}{R2 + R1}$ 

### Wein Bridge Oscillator



### High Impedance Differential Amplifier



$$V_{OUT} = C (1 + a + b)(V2 - V1)$$

$$\frac{R2}{R5} \equiv \frac{R6}{R7}$$
 for best CMRR


R1 = R4

R2 = R5


Gain = 
$$\frac{R6}{R2}$$
 (1 +  $\frac{2R1}{R3}$ ) = C (1 + a + b)

### Typical Applications (Cont.)

### **Pulse Generator**



### **Function Generator**





A Schlumberger Company

# μA101 • μA201 General Purpose Operational Amplifiers


**Linear Products** 

### Description

The  $\mu$ A101 and  $\mu$ A201 are General Purpose Monolithic Operational Amplifiers constructed using the Fairchild Planar epitaxial process. They are intended for a wide range of analog applications where tailoring of frequency characteristics is desirable. The  $\mu$ A101 and  $\mu$ A201 compensate easily with a single external component. High common mode voltage range and absence of "latch-up" make the  $\mu$ A101 and  $\mu$ A201 ideal for use as voltage followers. The high gain and wide range of operating voltages provide superior performance in integrator, summing amplifier, and general feedback applications. The  $\mu$ A101 and  $\mu$ A201 are short-circuit protected and have the same pin configuration as the popular  $\mu$ A741,  $\mu$ A748 and  $\mu$ A709.

- SHORT-CIRCUIT PROTECTION
- OFFSET VOLTAGE NULL CAPABILITY
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- **LOW POWER CONSUMPTION**
- NO LATCH-UP

### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

### Order Information

Type	Package	Code	Part No.
μ <b>Α</b> 101	Metal	5 <b>W</b>	μΑ 101HM
μA201	Metal	5 <b>W</b>	μA201HC

### **Equivalent Circuit**



**Absolute Maximum Ratings** 

Supply Voltage

Internal Power Dissipation (Note 1)

Metal Package Differential Input Voltage Input Voltage (Note 2)

Storage Temperature Range

±22 V

500 mW

±30 V

 $\pm$  15 V

**Operating Temperature Range** 

(Note 3)

Military (µA101) Commercial (µA201) -55°C to +125°C

0°C to +70°C

Pin Temperature (Soldering, 60 s) 300°C

Metal Package

-65°C to +150°C

μA101

**Electrical Characteristics**  $\pm 5.0 \text{ V} \leq \text{V}_{\text{S}} \leq \pm 20 \text{ V}$ ,  $\text{T}_{\text{A}}$  = 25°C, unless otherwise specified.

μA201

Electrical Characteristics  $\pm 5.0 \text{ V} \le \text{V}_{\text{S}} \le \pm 15 \text{ V}, \text{T}_{\text{A}} = 25 ^{\circ}\text{C}$ 

		μΑ101			μΑ201			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$		1.0	5.0		2.0	7.5	mV
Input Offset Current			40	200		100	500	nA
Input Bias Current			120	500		0.25	1.5	μΑ
Input Resistance		300	800		100	400		kΩ
Supply Current	V _S = ±20 V		1.8	3.0				
Supply Current	V _S = ± 15 V					1.8	3.0	mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}$ $V_{OUT} = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$	50	160		20	150		V/mV

The following specifications apply over  $-55^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$  for  $\mu\text{A}101$ ,  $0^{\circ}\text{C} \le \text{T}_{\text{J}} \le 70^{\circ}\text{C}$  for  $\mu\text{A}201$ .

$R_S \leq 10 \text{ k}\Omega$				6.0			10	mV
$R_{S} \leq 50 \Omega$			3.0			6.0		μV/°C
$R_{S} \leq 10 \text{ k}\Omega$			6.0			10.0		μV/°C
T _A =			10	200		50	400	nA
T _A =			100	500		150	750	nA
			0.01 0.02	0.1 0.2		0.01 0.02	0.3 0.6	nA/°C nA/°C
$T_A = -55^{\circ}C$			0.28	1.5		0.32	2.0	μΑ
$T_A = +125$ °C,	$T_A = +125$ °C, $V_S = \pm 20 \text{ V}$		1.2	2.5				mA
$V_S = \pm 15 \text{ V, V}$ $R_L \ge 2 \text{ k}\Omega$	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V}$ $R_I \ge 2 \text{ k}\Omega$				15			V/mV
V + 45 V	$R_L = 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		V
VS = ± 15 V	$R_L = 2 k\Omega$	± 10	± 13		± 10	± 13		V
V _S = ± 15 V	V _S = ± 15 V				± 12			V
$R_{S} \leq$ 10 k $\Omega$		70	90		65	90		dB
$R_{S} \leq 10 \text{ k}\Omega$		70	90		70	90		dB
	$\begin{split} &R_S \leq 50 \ \Omega \\ &R_S \leq 10 \ k\Omega \\ &T_A = \\ &T_A = \\ &+25 \leq T_A \leq m \\ &\min \leq T_A \leq +2 \\ &T_A = -55^{\circ}C \\ &T_A = +125^{\circ}C, \\ &V_S = \pm 15 \ V, \ V \\ &R_L \geq 2 \ k\Omega \\ &V_S = \pm 15 \ V \\ &V_S = \pm 15 \ V \\ &R_S \leq 10 \ k\Omega \\ \end{split}$	$\begin{split} R_S & \leq 50 \; \Omega \\ R_S & \leq 10 \; k\Omega \\ T_A & = \\ T_A & = \\ & + 25 \leq T_A \leq max \\ min \leq T_A \leq + 25 ^{\circ}C \\ T_A & = -55 ^{\circ}C \\ T_A & = +125 ^{\circ}C, \; V_S = \pm 20 \; V \\ V_S & = \pm 15 \; V, \; V_{OUT} = \pm 10 \; V \\ R_L & \geq 2 \; k\Omega \\ \\ V_S & = \pm 15 \; V \\ R_L & = 2 \; k\Omega \\ \\ V_S & = \pm 15 \; V \\ \\ R_S & \leq 10 \; k\Omega \\ \end{split}$	$\begin{array}{l} R_S \leq 50 \; \Omega \\ \\ R_S \leq 10 \; k\Omega \\ \\ T_A = \\ \\ T_A = \\ \\ +25 \leq T_A \leq max \\ \\ min \leq T_A \leq +25 ^{\circ}C \\ \\ T_A = -55 ^{\circ}C \\ \\ T_A = +125 ^{\circ}C, \; V_S = \pm 20 \; V \\ \\ V_S = \pm 15 \; V, \; V_{OUT} = \pm 10 \; V \\ \\ R_L \geq 2 \; k\Omega \\ \\ V_S = \pm 15 \; V \\ \\ R_L = 2 \; k\Omega \\ \\ \hline V_S = \pm 15 \; V \\ \\ R_L = 2 \; k\Omega \\ \\ \hline R_L = 10 \; k\Omega \\ \\ \hline R_L = 2 \; k\Omega \\ \\ \hline R_S \leq 10 \; k\Omega \\ \\ \end{array} \label{eq:reconstruction}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

### Notes

- 1 Rating applies to ambient temperature up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the Metal Can.
- 2. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Short circuit may be to ground or either supply. The 101 ratings apply to +125°C case temperature or +75°C ambient temperature. The 201 ratings apply to case temperatures up to +70°C.



A Schlumberger Company

# μΑ101A • μΑ201A • μΑ301A General-Purpose Operational Amplifiers

**Linear Products** 

### Description

The  $\mu$ A101A,  $\mu$ A201A and  $\mu$ A301A are General-Purpose Monolithic Operational Amplifiers constructed using the Fairchild Planar epitaxial process. These integrated cirucuits are intended for applications requiring low input offset voltage or low input offset current. The accuracy of long interval integrators, timers and sample and hold circuits is improved due to the low drift and low bias currents of the  $\mu$ A101A,  $\mu$ A201A, or  $\mu$ A301A. Frequency response may be matched to the individual circuit need with one external capacitor. The absence of "latch-up" coupled with internal short-circuit protection make the  $\mu$ A101A,  $\mu$ A201A and  $\mu$ A301A virtually foolproof.

- LOW OFFSET CURRENT AND VOLTAGE
- LOW OFFSET CURRENT DRIFT
- LOW BIAS CURRENT
- SHORT CIRCUIT PROTECTED
- **LOW POWER CONSUMPTION**

### **Absolute Maximum Ratings**

Absolute maximum natings	
Supply Voltage	
Military and Instrument	
(μA101A and μA201A)	± 22 V
Commercial (µA301A)	± 18 V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	310 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	± 15 V
Storage Temperature Range	

Storage Temperature Range	
Metal Package	-64°C to +
DIP	-55°C to +
Operating Temperature Range	
Military (uA101A)	-55°C to +


Military (µA101A)	-55°C to +125°C
Instrument (µA201A)	-25°C to +85°C
Commercial (µA301A)	0°C to +70°C
Pin Temperature (Soldering)	

Metal Package (60 s) 300°C DIP (10 s) 260°C

Output Short Circuit Duration
(Note 3) Indefinite

Note 3) Indenii

### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

### Order Information

Type	Package	Code	Part No.
μA101A	Metal	5 W	μA 101AHM
μA201A	Metal	5 W	μA201AHM
μA301A	Metal	5 W	μA301HC

### Connection Diagram 8-Pin DIP



(Top View)


Order Information						
Type	Package	Code	Part No.			
μA301A	Molded DIP	9T	μA301ATC			

### Notes

- Rating applies to ambient temperature up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the metal package. 5.6 mW/°C for the DIP.
- For supply voltage less than ± 15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. 101A and 201A ratings apply to +125°C case temperature or +75°C ambient temperature. 301A ratings apply for case temperatures to 70°C.

150°C

### **Equivalent Circuit**



### **Electrical Characteristics**

 $T_A$  = +25°C unless otherwise noted. Unless otherwise specified, these specifications apply for supply voltages from  $\pm 5.0$  V to  $\pm 20$  V for the  $\mu$ A101A and  $\mu$ A201A, and from  $\pm 5.0$  V to  $\pm 15$  V for the 301A.


		Condition	$\mu$ A 101A, $\mu$ A201A			μΑ301Α			
Symbol Cha	Characteristic		Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$		0.7	2.0		2.0	7.5	mV
lio	Input Offset Current			1.5	10		3.0	50	nA
l _{IB}	Input Bias Current			30	75		70	250	nA
ri	Input Resistance		1.5	4.0		0.5	2.0		МΩ
ICC, IEE	Supply Current	V _{CC} /V _{EE} = ±20 V V _{CC} /V _{EE} = ±15 V		1.8	3.0		1.8	3.0	mA
A _V	Large Signal Voltage Gain	$V_{CC}/V_{EE} \pm 15 \text{ V}, V_{O} = \pm 10 \text{ V}, R_{L} > 2.0 \text{ k}\Omega$	50	160		25	160		V/mV

The following specifications apply over the operating temperature range.


V _{IO}	Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			3.0			10	mV
lio	Input Offset Current				20			70	nA
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$T_A \text{ (min)} \leq T_A \leq T_A \text{(max)}$		3.0	15		6.0	30	μV/°C
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	$\begin{array}{l} +25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq \text{T}_{\text{A}} \; (\text{max}) \\ \text{T}_{\text{A}} \; (\text{min}) \leq \text{T}_{\text{A}} \leq 25^{\circ}\text{C} \end{array}$		0.01 0.02	0.1 0.2		0.01 0.02	0.3 0.6	nA/°C
l _B	Input Bias Current				100			300	nA
Av	Large Signal Voltage Gain	$V_{CC}/V_{EE} = \pm 15 \text{ V, V}_{O} = \pm 10 \text{ V, R}_{L} \ge 2.0 \text{ k}\Omega$	25			15			V/mV
Vi	Input Voltage Range	$V_{CC}/V_{EE} = \pm 20 \text{ V}$ $V_{CC}/V_{EE} = \pm 15 \text{ V}$	± 15			± 12			v
CMRR	Common-Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	80	96		70	90		dB
PSSR	Supply Voltage Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	80	96		70	96		dB
v _o	Output Voltage Swing	$V_{CC}/V_{EE} = \pm 15 \text{ V}, R_L = 10 \text{ k}\Omega$ $R_L = 2.0 \text{ k}\Omega$	± 12 ± 10	± 14 ± 13		± 12 ± 10	± 14 ± 13		v
ICC, IEE	Supply Currents	$T_A = T_A \text{ (max)}$ $V_{CC}/V_{EE} = \pm 20 \text{ V}$		1.2	2.5				mA

### Typical Performance Curves for $\mu$ A101A and $\mu$ A201A


Input Voltage Range as a Function of Supply Voltage



Output Swing as a Function of Supply Voltage




Voltage Gain as a Function of Supply Voltage




### Typical Performance Curves for $\mu$ A301A


Input Voltage Range as a Function of Supply Voltage



Output Swing as a Function of Supply Voltage




Voltage Gain as a Function of Supply Voltage




Typical Performance Curves for  $\mu$ A101A,  $\mu$ A201A and  $\mu$ A301A


Open Loop Frequency Response



Open Loop
Frequency Response




Open Loop Frequency Response




### Z

### Typical Performance Curves for $\mu$ A101A, $\mu$ A201A and $\mu$ A301A (Cont.)


Large Signal Frequency Response




Large Signal Frequency Response




Large Signal Frequency Response




Voltage Follower Pulse Response




Voltage Follower Pulse Response




**Inverter Pulse Response** 




Supply Voltage Current as Function of Supply Voltage



Voltage Gain as a Function of Supply Voltage




**Current Limiting** 




### Typical Performance Curves for $\mu$ A101, $\mu$ A201 and $\mu$ A301 (Cont.)


Input Current vs Temperature ( $\mu$ A101A and  $\mu$ A201A only)




Input Current vs Temperature (µA301A only)




Input Noise Voltage vs Frequency




Input Noise Current vs Frequency ( $\mu$ A 101A and  $\mu$ A201A only)




Input Noise Current vs Frequency (µA301A only)




Common Mode Rejection vs Frequency



Power Supply Rejection vs Frequency




# Closed Loop Output Impedance vs Frequency



### **Compensation Circuits**


(All pin numbers shown refer to 8-Pin metal package)

### **Single Pole Compensation**



$$C_1 \ge \frac{R_1 C_s}{R_1 + R_2}$$


### **Two Pole Compensation**



$$C_1 \geq \frac{R_1C_8}{R_1 + R_2}$$

$$C_8 = 30 \text{ pF}$$
  
 $C_2 = 10 \text{ C}_1$ 


### **Feedforward Compensation**



### **Typical Applications**

(All pin numbers shown refer to 8-Pin metal package)


### **Fast Voltage Follower**



Power Bandwidth: 15 kHz

Slew Rate: 1 V/us


### **Inverting Amplifier With Balancing Circuit**



#### Note

May be zero or equal to parallel combination of R1 and R2 for minimum offset.


# Voltage Comparator for Driving or DTL Integrated Circuits



### Typical Applications (Cont.)


(All pin numbers shown refer to 8-Pin metal package)

### **Low Frequency Square Wave Generator**




*Adjust C₁ for frequency

### Circuit for Operating Without a Negative Supply



### **Practical Differentiator**



$$\begin{split} f_{C} &= \frac{1}{2\pi R_{2}C_{1}} \\ f_{h} &= \frac{1}{2\pi R_{1}C_{1}} \\ &= \frac{1}{2\pi R_{2}C_{2}} \\ f_{C} &< f_{h} < f_{unity gain} \end{split}$$

# FAIRCHILD

A Schlumberger Company

# μA107 • μA207 • μA307 General Purpose Operational Amplifiers

Linear Products

### Description

The µA107 General Purpose Operational Amplifier series is constructed using the Fairchild Planar epitaxial process. Advanced processing techniques have reduced the 107 input current an order of magnitude below industry standards such as the μΑ709 while still replacing, pin-for-pin, μΑ709, μΑ101.  $\mu$ A 101A, and  $\mu$ A741. The  $\mu$ A 107,  $\mu$ A207, and  $\mu$ A307 offer better accuracy, internal compensation, and lower noise for high impedance circuit applications while providing features similar to the  $\mu$ A101A. The low input currents allow the device to be used in slowcharge applications such as long period integrators. slow ramps, and sample-and-hold circuits. The µA207 is identical to the  $\mu$ A107 except that the  $\mu$ A207 performance is guaranteed from -25°C to +85°C while the  $\mu$ A 107 performance is quaranteed over a -55°C to +125°C temperature range. The  $\mu$ A307 is guaranteed over a 0°C to +70°C temperature range.

- LOW OFFSET VOLTAGE
- **LOW INPUT CURRENT**
- **LOW OFFSET CURRENT**
- **GUARANTEED DRIFT CHARACTERISTICS**
- GUARANTEED OFFSETS OVER COMMON MODE RANGE

### **Absolute Maximum Ratings**

Supply Voltage

oupply vollage	
Military and Instrument (μΑ107	
and $\mu$ A207)	± 22 V
Commercial (µA307)	± 18 V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
Molded DIP	310 mW
Differential Input Voltage	± 30 V
Input Voltage (Note 2)	± 15 V
Storage Temperature Range	

 Metal Package
 −65°C to +150°C

 Molded DIP
 −55°C to +125°C

Molded DIP -55°C to +125°C Operating Temperature Range


Pin Temperature (Soldering)
Metal Package (60 s)

Molded DIP (10 s)
Output Short Circuit Duration
(Note 3)

300°C 260°C

Indefinite

### Connection Diagram 8-Pin Metal Package




(Top View)

Pin 4 connected to case

### Order Information

Туре	Package	Code	Part No.
μ <b>Α</b> 107	Metal	5 <b>W</b>	μΑ107 <b>ΗΜ</b>
μ <b>A</b> 207	Metal	5W	μA207HM
μA307	Metal	5 <b>W</b>	μA307HC

### 8-Pin Molded DIP




(Top View)

### Order Information

Туре	Package	Code	Part No.
μΑ307	Molded DIP	9T	μ <b>Α307T</b> C

### **Equivalent Circuit**



#### Notes

- 1 Rating applies to ambient temperatures up to 70°C Above 70°C ambient derate linearly at 6.3 mW/°C for metal package and 5.6 mW/°C for the molded DIP
- 2 For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage
- 3 Continuous short circuit is allowed with  $\mu A307$  for case temperatures to  $70\,^{\circ}\text{C}$  and ambient temperatures to  $55\,^{\circ}\text{C}$


### $\mu$ A107/ $\mu$ A207

Electrical Characteristics  $\pm 5.0 \text{ V} \le \text{V}_\text{S} \le \pm 20 \text{ V}$ ,  $\text{T}_\text{A} = 25^{\circ}\text{C}$  unless otherwise specified.


Characteristics	Conditions		Min	Тур	Max	Units
Input Offset Voltage	$R_{S} \leq 50 \text{ k}\Omega$			0.7	2.0	mV
Input Offset Current				1.5	10	nA
Input Bias Current				30	75	nA
Input Resistance				4.0		MΩ
Supply Current	V _S = ±20 V			1.8	3.0	mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}$ $V_{OUT} = \pm 10 \text{ V}, \text{ R}$	50	160		V/mV	
The following applies for 55	$5^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}\text{C}$	unless otherwise spec	ified			
Input Offset Voltage	$R_{S} \leq$ 50 k $\Omega$				3.0	mV
Average Temperature Coefficient of Input Offset Voltage				3.0	15	μV/°C
Input Offset Current					20	nA
Average Temperature	$25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 125^{\circ}$	5°C		0.01	0.1	nA/°C
Coefficient of Input Offset Current	$-55^{\circ}\text{C} \leq T_{\text{A}} \leq 2$	5°C		0.02	0.2	nA/°C
Input Bias Current					100	nA
Supply Current	$T_A = +125$ °C, $V_S$	= ±20 V		1.2	2.5	mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OU}$ $R_L \ge 2 \text{ k}\Omega$	T = ± 10 V	25			V/mV
Output Voltage Swing	$V_{S} = \pm 15 \text{ V}$	$R_L = 10 \text{ k}\Omega$	± 12	± 14		V
Output voltage Swilig	VS - 115 V	$R_L = 2 k\Omega$	± 10	± 13		V
Input Voltage Range	$V_S = \pm 20 \text{ V}$		± 15			V
Common Mode Rejection Ratio	$R_{S} \leq 50 \text{ k}\Omega$		80	96		dB
Supply Voltage Rejection Ratio	$R_{S} \leq$ 50 k $\Omega$		80	96		dB

### Guaranteed Performance Curves for $\mu A 107$ and $\mu A 207$


# Input Voltage Range vs Supply Voltage



### Output Swing vs Supply Voltage



### Voltage Gain vs Supply Voltage




 $\mu$ A307 Electrical Characteristics  $\pm 5.0~\text{V} \leq \text{V}_\text{S} \leq \pm 15~\text{V}, T_\text{A} = 25^{\circ}\text{C}$  unless otherwise specified.


Characteristics	Conditions		Min	Тур	Max	Units
Input Offset Voltage	$R_{S} \leq$ 50 k $\Omega$			2.0	7.5	mV
Input Offset Current				3.0	50	nA
Input Bias Current				70	250	nA
Input Resistance			0.5	2.0		ΜΩ
Supply Current	V _S = ± 15 V			1.8	3.0	mA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V} $ $V_{OUT} = \pm 10 \text{ V}, \text{ F}$					V/mV
The following specifications	s apply for 0°C ≤ 1	Γ _A ≤ 70°C				
Input Offset Voltage	$R_{S} \leq$ 50 k $\Omega$				10	mV
Average Temperature Coefficient of Input Offset Voltage				6.0	30	μV/°C
Input Offset Current					70	nA
Average Temperature	$25^{\circ}\text{C} \leq T_{\text{A}} \leq 70$	°C		0.01	0.3	nA/°C
Coefficient of Input Offset Current	$0^{\circ}$ C $\leq$ T _A $\leq$ 25 $^{\circ}$	С		0.02	0.6	nA/°C
Input Bias Current					300	nA
Large Signal Voltage Gain	$V_S = \pm 15 \text{ V}, V_{OU}$ $R_L \ge 2 \text{ k}\Omega$	T = ± 10 V	15			V/mV
Output Valtage Curing	V _S = ± 15 V	$R_L = 10 \text{ k}\Omega$	± 12	± 14		V
Output Voltage Swing	VS = ± 15 V	$R_L = 2 k\Omega$	± 10	± 13		٧
Input Voltage Range	$V_S = \pm 15 \text{ V}$	V _S = ± 15 V				٧
Common Mode Rejection Ratio	$R_S \leq$ 50 k $\Omega$		70	90		dB
Supply Voltage Rejection Ratio	$R_{S} \leq$ 50 k $\Omega$		70	96		dB

### Guaranteed Performance Curves for $\mu$ A307


# Input Voltage Range vs Supply Voltage



### Output Swing vs Supply Voltage




### Voltage Gain vs Supply Voltage




### Ŀ

### Typical Performance Curves for $\mu$ A107 and $\mu$ A207


### Voltage Gain vs Supply Voltage



Input Current vs Supply Voltage




**Current Limiting** 




### Typical Performance Curves for $\mu$ A307


Input Noise Current vs Frequency



Voltage Gain vs Supply Voltage




Input Current vs Ambient Temperature




### Typical Performance Curves for $\mu$ A307 (Cont.)

**Current Limiting** 




Input Noise Current vs Frequency




Typical Performance Curves for  $\mu$ A107,  $\mu$ A207,  $\mu$ A307 (Cont.)

### Input Noise Voltage vs Frequency




# Typical Performance Curves for $\mu$ A107, $\mu$ A207 and $\mu$ A307 (Cont.)


Open Loop Frequency Response



Large Signal Frequency Response




Voltage Follower Pulse Response




### **Typical Applications**

### **Non-Inverting Amplifier**




### **Inverting Amplifier**



$$V_{OUT} = \frac{R_2}{R_1} V_{IN}$$

$$R_{IN} = R_1$$

### Non-Inverting AC Amplifier



$$V_{OUT} = \frac{R_1 + R_2}{R_1} \quad V_{IN}$$

$$R_{IN} = R_3$$

$$R_3 = R_1 R_2$$

# FAIRCHILD

A Schlumberger Company

### **μ**Α108/Α • **μ**Α208/Α • $\mu$ A308/A Super Beta **Operational Amplifiers**

Linear Products

### Description

The µA108 Super Beta Operational Amplifier series is constructed using the Fairchild Planar epitaxial process. High input impedance, low noise, low-input offsets, and temperature drift are made possible through use of super beta processing, making the device suitable for applications requiring high accuracy and low-drift performance. The µA108A series is specially selected for extremely low offset voltage and drift, and high common-mode rejection. giving superior performance in applications where offset nulling is undesirable. Increased slew rate without performance compromise is available through use of feedforward compensation techniques. maximizing performance in high-speed sample-andhold circuits and precision high-speed summing amplifiers. The wide supply range and excellent supply voltage rejection assure maximum flexibility in voltage follower, summing, and general feedback applications.

- **GUARANTEED LOW INPUT OFFSET CHARACTERISTICS**
- HIGH INPUT IMPEDANCE
- LOW OFFSET CURRENT
- LOW BIAS CURRENT
- OPERATION OVER WIDE SUPPLY RANGE

### Absolute Maximum Ratings

Supply Voltage  $\mu A 108A, \mu A 108,$ μΑ208Α, μΑ208 μΑ308Α, μΑ308

±20 V ± 18 V

Internal Power Dissipation

(Note 1)

Metal Package 500 mW 310 mW Differential Input Current (Note 2) ± 10 mA ± 15 V

Input Voltage (Note 3) Storage Temperature Range Operating Temperature Range

Military ( $\mu$ A 108A,  $\mu$ A 108) Industrial (µA208A, µA208) Commercial (µA308A, µA308)

Pin Temperature (Soldering)

Metal (60 s) DIP (10 s)

Output Short Circuit Duration (Note 4)

300°C 260°C

Indefinite


-65°C to +150°C

-55°C to +125°C

-25°C to +85°C

0°C to +70°C

### **Connection Diagram** 8-Pin Metal Package




(Top View)

### Order Information

Type	Package	Code	Part No.
μA 108A	Metal	5 <b>W</b>	μA 108AHM
μA 108	Metal	5W	μA 108HM
μA208A	Metal	5 <b>W</b>	μA208AHM
μA208	Metal	5W	μA208HM
μA308A	Metal	5W	μΑ308AHM
μA308	Metal	5 <b>W</b>	μA 308HM


### **Connection Diagram** 8-Pin DIP



(Top View)

order information						
Package	Code	Part No.				
Molded	9T	μA308ATC				
Molded	9T	μA308TC				
	Package Molded	Package Code Molded 9T				

### **Equivalent Circuit**



#### Notes

- Rating applies to ambient temperatures up to 70°C ambient derate linearly at 6.3 mW/°C for metal package, 8.3 mW/°C for the DIP.
- The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow if a differential input voltage in excess of 1 V is applied between the inputs unless adequate limiting resistance is used.
- 3. For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to either supply or ground. Rating applies to operation up to the maximum operating temperature range.

### $\mu A 108/A$ and $\mu A 208/A$

Electrical Characteristics Unless otherwise noted these specifications apply for supply voltages of  $\pm 5.0 \text{V} \le \text{V}_\text{S} \le \pm 20 \text{ V}$ ,  $\text{T}_\text{A} = +25 ^\circ \text{C}$ .

Symbol	Characteristic	μΑ 108Α μΑ 208Α			μ <b>Α108</b> μ <b>Α208</b>			
		Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		0.3	0.5		0.7	2.0	mV
lio	Input Offset Current		0.05	0.2		0.05	0.2	nA
I _{IB}	Input Bias Current		0.8	2.0		0.8	2.0	nA
ri	Input Resistance	30	70		30	70		МΩ
I _{CC} , I _{EE}	Power Supply Currents $V_{CC} = +20 \text{ V}, V_{EE} = -20 \text{ V}$		±0.3	±0.6		±0.3	±0.6	mA
Avol	Large Signal Voltage Gain $V_{CC} =  V_{EE}  = +15 \text{ V},$ $V_O = \pm 10 \text{ V}, R_L \ge 10 \text{ k}\Omega$	80	300		50	300		V/mV
The follow	wing specifications apply over the o	perating t	temperatu	ire range.	(Note 5)			
V _{IO}	Input Offset Voltage			1.0			3.0	m∨
lio	Input Offset Current			0.4			0.4	nA
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage $T_A(min) \le T_A \le T_A(max)$		1.0	5.0		3.0	15	μV/°C
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current		0.5	2.5		0.5	2.5	pA/°C
I _{IB}	Input Bias Current		0.8	3.0			3.0	nA
Avol	Large Signal Voltage Gain $V_{CC} =  V_{EE}  = +15 \text{ V},$ $V_O = \pm 10 \text{ V}, R_L = 10 \text{ k}\Omega$	40			25			V/mV
V _{IR}	Input Voltage Range V _{CC} =  V _{EE}   = +15 V	± 13.5			± 13.5			v
CMRR	Common-Mode Rejection Ratio	96	110		85	100		dB
PSSR	Power Supply Voltage Rejection Ratio	96	110		80	96		dB
V _{OR}	Output Voltage Range $V_{CC} =  V_{EE}  = +15 \text{ V}, R_L = 10 \text{ k}\Omega$	± 13	± 14		± 13	± 14		v

±0.15

 $\pm 0.4$ 

 $\pm 0.15$ 

 $\pm 0.4$ 

mΑ

### Note

 $I_{CC}$ ,  $I_{EE}$  | Supply Current ( $T_A = T_A[max]$ )

⁵ For the  $\mu$ A 108/A specifications apply over  $-55^{\circ}$ C  $\leq$  T_A  $\leq$  125°C For the  $\mu$ A208/A specifications apply over  $-25^{\circ}$ C  $\leq$  T_A  $\leq$  85°C.

μA308/A Electrical Characteristics

Unless otherwise noted these specifications apply for supply voltages of  $+5.0~V \le V_{CC} \le +15~V$  and  $-5.0~V \ge V_{EE} \ge -15~V$ ,  $T_A = +25°C$ .

Symbol	Characteristic	μΑ308Α			μ <b>Α308</b>	μΑ308		
		Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage		0.3	0.5		2.0	7.5	mV
lio	Input Offset Current		0.2	1.0		0.2	1.0	nA
I _{IB}	Input Bias Current		1.5	7.0		1.5	7.0	nA
r _i	Input Resistance	10	40		10	40		МΩ
ICC, IEE	Power Supply Currents V _{CC} = +15 V, V _{EE} = -15 V		±0.3	± 0.8		±0.3	±0.8	mA
Avol	Large Signal Voltage Gain $V_{CC}=+15$ V, $V_{EE}=-15$ V, $V_{O}=\pm10$ V, $R_{L}\geq10$ k $\Omega$	80	300		25	300		V/mV
The follow	wing specifications apply over 0°C	$\leq T_{A} \leq 7$	70°C					
V _{IO}	Input Offset Voltage			0.73			10	mV
lio	Input Offset Current			1.5			1.5	nA
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage $T_A(min) \le T_A \le T_A(max)$		1.0	5.0		6.0	30	μV/°C
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current		2.0	10		2.0	10	pA/°C
lв	Input Bias Current			10			10	nA
Avol	Large Signal Voltage Gain $V_{CC}$ = +15 V, $V_{EE}$ = -15 V, $V_{O}$ = ±10 V, $R_{L}$ $\geq$ 10 k $\Omega$	60			15			V/mV
V _{IR}	Input Voltage Range V _{CC} = +15 V, V _{EE} = -15 V	± 13.5			± 13.5			v
CMRR	Common-Mode Rejection Ratio $R_S \leq 50 \text{ k}\Omega$	96	110		80	100		dB
PSSR	Supply Voltage Rejection Ratio $R_S \leq 50 \text{ k}\Omega$	96	110		80	96		dB

### Typical Performance Curves for $\mu$ A 108 Series


 $V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V},$ 

Output Voltage Range

# Input Noise Voltage as a Function of Frequency

 $R_L = 10 \text{ k}\Omega$ 


Vor



# Power Supply Rejection as a Function of Frequency

± 14


± 13



### Open Loop Frequency Response

± 14

± 13




v


### 4

### Typical Performance Curves for $\mu$ A108 Series (Cont.)


### Closed Loop Output Impedance



Large Signal Frequency Response




Voltage Follower Pulse Response




### Typical Performance Curves for $\mu$ A108A, $\mu$ A108A, $\mu$ A208A and $\mu$ A208 (Unless Otherwise Specified)


Input Currents as a Function of Ambient Temperature




Maximum Offset Error




Maximum Drift Error




Voltage Gain as a Function of Supply Voltage  $\mu A 108$ 



Output Swing as a Function of




Supply Current as a Function of Supply Voltage µA108




### Typical Performance Curves for µA308A and µA308 (Unless Otherwise Specified)


Input Current as a Function of Ambient Temperature




Maximum Offset Error µA308




Maximum Drift Error µA308




Voltage Gain as a Function of Supply Voltage




Output Swing as a Function of Output Current



Supply Current as a Function of Supply Voltage




### **Standard Compensation Circuits**




$$C_{f} \geq 30 \left( \frac{1}{1 + \frac{R_{2}}{R_{1}}} \right)$$

### Feedforward Compensation Higher Slew Rate and Wider Bandwidth

#### Standard Feedforward



### **Open Loop Voltage Gain**




### Guarding

Extra care must be taken in the assembly of printed circuit boards to take full advantage of the low input currents of the  $\mu$ A108 amplifier. Boards must be thoroughly cleaned with TCE or alcohol and blown dry with compressed air. After cleaning, the boards should be coated with epoxy or silicone rubber to prevent contamination.

Even with properly cleaned and coated boards, leakage currents may cause trouble at 125°C, particularly since the input pins are adjacent to pins that are at supply potentials. This leakage can be significantly reduced by using guarding to lower the voltage difference between the inputs and adjacent metal runs. Input guarding of the 8-pin TO-99 package is accomplished by using a 10-pin circle, with the pins of the device formed so that the holes adjacent to the inputs are empty when it is inserted in the board. The guard, which is a conductive ring surrounding the inputs, is connected to a low impedance point that is at approximately the same voltage as the inputs. Leakage currents from high voltage pins are then absorbed by the guard.


The pin configuration of the dual in-line package is designed to facilitate guarding, since the pins adjacent to the inputs are not used (this is different from the standard  $\mu$ A741 and  $\mu$ A101A pin configuration).

### Feedforward Compensation for Decoupling Load Capacitance




$$^{\circ}C_{2} > \frac{5 \times 10^{5}}{R_{2}} pF$$


### **Inverting Amplifier**




### Follower



### **Non-Inverting Amplifier**



# Board Layout for Input Guarding With TO-99 Package





### μ**A318** High-Speed Operational Amplifier

Linear Products

### Description

The  $\mu$ A318 is a Precision High-Speed Operational Amplifier designed for applications requiring wide bandwidth and high slew rate. It features a factor of ten increase in speed over general purpose devices without sacrificing dc performance.

The  $\mu$ A318 has internal unity gain frequency compensation. This simplifies its application since no external components are necessary for operation. However, unlike most internally compensated amplifiers, external frequency compensation may be added for optimum performance. For inverting applications, feedforward compensation will boost the slew rate to over 150 V/ $\mu$ s and almost double the bandwidth. Overcompensation can be used with the amplifier for greater stability when maximum bandwidth is not needed. Further, a single capacitor can be added to reduce the 0.1% settling time to under 1  $\mu$ s.

The high speed and fast settling time of this op amp makes it useful in a/d converters, oscillators, active filters, sample-and-hold circuits or general-purpose amplifiers. This device is easy to apply and offers a better ac performance than industry standards such as the  $\mu$ A709.

- 15 MHz SMALL SIGNAL BANDWIDTH
- GUARANTEED 50 V/µs SLEW RATE
- MAXIMUM BIAS CURRENT OF 500 nA
- OPERATES FROM SUPPLIES OF ±5 V TO ±20 V
- INTERNAL FREQUENCY COMPENSATION
- INPUT AND OUTPUT OVERLOAD PROTECTED
- PIN COMPATIBLE WITH GENERAL PURPOSE OP AMPS


### **Absolute Maximum Ratings**

Supply Voltage ±20 V
Power Dissipation (Note 1) 500 mW
Differential Input Current (Note 2) ± 10 mA
Input Voltage (Note 3) ± 15 V
Output Short Circuit Duration
Operating Temperature Range
Storage Temperature Range
Pin Temperature (Soldering, 60 s) 300°C

### Notes

- 1 The maximum junction temperature of the µA318 is 150°C for operating at elevated temperatures. The package must be derated based on a thermal resistance of 150°C/W, junction to ambient or 45°C/W, junction to case.
- The inputs are shunted with back-to-back diodes for overvoltage protection. Therefore, excessive current will flow

Connection Diagram 8-Pin Metal Package



(Top View)

Order Information
Type Package


Type Package μA318 Metal

Code 5W Part No. μΑ318HC

if a differential input voltage in excess of 1 V is applied between the inputs unless some limiting resistance is used. 3 For supply voltages less than  $\pm$  15 V, the absolute maximum

input voltage is equal to the supply voltage.

### **Equivalent Circuit**



 $\mu \text{A318}$  Electrical Characteristics  $~\pm 5~\text{V} \leq \text{VS} \leq \pm 20~\text{V},~\text{T}_\text{A} = +25\,^{\circ}\text{C}$ 


Condition	Min	Тур	Max	Unit
		4	10	mV
		30	200	nA
		150	500	nA
	0.5	3		ΜΩ
		5	10	mA
$V_S = \pm$ 15 V, $V_{OUT} = \pm$ 10 V, $R_L \ge 2 \text{ k}\Omega$	25	200		V/mV
$V_S = \pm 15 \text{ V, A}_V = 1$	50	70		V/μs
V _S = ± 15 V		15		MHz
	$V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$ $V_S = \pm 15 \text{ V}, A_V = 1$	$0.5$ $V_S = \pm 15 \text{ V}, V_{OUT} = \pm 10 \text{ V}, R_L \ge 2 \text{ k}\Omega$ 25 $V_S = \pm 15 \text{ V}, A_V = 1$ 50	$\begin{array}{c} & & & & & & & \\ & & & & & & \\ & & & & $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

The following specifications apply for  $0\,^{\circ}\mathrm{C} < \mathrm{T_{A}} < +70\,^{\circ}\mathrm{C}$ 


Input Offset Voltage				15	mV
Input Offset Current				300	nA
Input Bias Current				750	nA
Large Signal Voltage Gain	$V_{S}$ = $\pm$ 15 V, $V_{OUT}$ = $\pm$ 10 V, $R_{L}$ $\geq$ 2 k $\Omega$	20			V/mV
Output Voltage Swing	$V_S = \pm 15 \text{ V}, R_L = 2 \text{ k}\Omega$	± 12	± 13		V
Input Voltage Range	V _S = ± 15 V	± 11.5			V
Common-Mode Rejection Ratio		70	100		dB
Supply Voltage Rejection Ratio		65	80		dB

### **Typical Performance Curves**


### **Input Current**



### Voltage Gain




### **Power Supply Rejection**




### Typical Performance Curves (Cont.)


**Input Noise Voltage** 




**Common Mode Rejection** 




**Supply Current** 




**Closed Loop Output Impedance** 




**Current Limiting** 




**Input Current** 




**Unity Gain Bandwidth** 



**Voltage Follower Slew Rate** 




**Inverter Settling Time** 




### A

### Typical Performance Curves (Cont.)


Large Signal Frequency Response




Open Loop Frequency Response




Voltage Follower Pulse Response




Large Signal Frequency Response



Open Loop Frequency Response




Inverter Pulse Response




### **Auxiliary Circuits**

### Feedforward Compensation For Greater Inverting Slew Rate




### **Compensation for Minimum Settling Time**




Slew and settling time to 0.1% for a 10 V step change is 800 ns.

Slew rate typically 150  $V/\mu s$ . Balance circuit necessary for increased slew.

### **Offset Balancing**



### **Isolating Large Capacitive Loads**




### Overcompensation




### **Typical Applications**


### **Fast Voltage Follower**



### **Fast Summing Amplifier**




### Wein Bridge Sine Wave Oscillator



L1 = 10 V - 14 mA bulb ELDEMA 1869   
R2 = R3   
C1 = C2   
f = 
$$\frac{1}{2\pi$$
 R2 C1

### **Differential Amplifier**





A Schlumberger Company

### μΑ124 • μΑ224 • μΑ324 μΑ2902 Quad Operational Amplifiers


**Linear Products** 

### Description

The µA124 series of Quad Operational Amplifiers consists of four independent high-gain, internally frequency-compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage. They are constructed using the Fairchild Planar epitaxial process.

- INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND OR NEGATIVE SUPPLY
- OUTPUT VOLTAGE CAN SWING TO GROUND OR NEGATIVE SUPPLY
- FOUR INTERNALLY COMPENSATED OPERATIONAL AMPLIFIERS IN A SINGLE PACKAGE
- WIDE POWER SUPPLY RANGE SINGLE OF 3.0 V to 30 V DUAL SUPPLY OF  $\pm$  1.5 V to  $\pm$  16 V
- POWER DRAIN SUITABLE FOR BATTERY OPERATION


### Connection Diagram 14-Pin DIP



Order Information

Туре	Package	Code	Part No.
μA 124	Ceramic DIP	6A	μA124DM
μA224	Molded DIP	6A	μA224PV
μA224	Ceramic DIP	9A	μA224DV
μA324	Molded DIP	6A	μA324PC
μΑ324	Ceramic DIP	9A	μA324DC
μA2902	Molded DIP	9A	μA2902PV

### Equivalent Circuit (1/4 of circuit shown)



### **Absolute Maximum Ratings**

Pin Temperature (Soldering) Molded DIP (10 s)

Ceramic DIP (60 s)

Supply Voltage Between V+ and V-32 Differential Input Voltage (Note 1) 32 -0.3 V (V-) to V+ Input Voltage (V-) (Note 1) Internal Power Dissipation (Note 2) 670 mW Operating Temperature Range μA124 -55°C to +125°C -25°C to +85°C μA224 0°C to +70°C **µA324** μA2902 -40°C to +85°C Storage Temperature Range -55°C to +125°C Molded DIP -65°C to +150°C Ceramic DIP

260°C

#### Notes

- 1.  $T_{low} = -55^{\circ}C$  for  $\mu$ A124  $T_{high} = +125^{\circ}C$  for  $\mu$ A124  $= -40^{\circ}C$  for  $\mu$ A2902  $= -25^{\circ}C$  for  $\mu$ A224 and  $\mu$ A224
- = 0°C for μA324
   = +70°C for μA324
   The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The
- upper end of the common-mode voltage range is  $V_{CC} = 1.5 \text{ V}$ , but either or both inputs can go to +32 V without damage (+26 V for  $\mu$ A2902).
- Short circuits from the output to V_{CC} can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

 $\mu$ A124,  $\mu$ A224 and  $\mu$ A324 Electrical Characteristics  $V_{CC} = 5.0 \text{ V}$ ,  $V_{EE} = \text{GND}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise noted.

			μΑ124/μΑ224		μΑ324				
Symbol	Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CC} = 5.0 \text{ V to } 30 \text{ V}$ $V_{IC} = 0 \text{ V to } V_{CC} - 1.5 \text{ V},$ $V_{O} \simeq 1.4 \text{ V}, R_{S} = 0 \Omega$ $T_{A} = T_{high} \text{ to } T_{low} \text{ (Note 1)}$		2.0	5.0 7.0		2.0	7.0 9.0	mV
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	$T_A = T_{high}$ to $T_{low}$ (Note 1)		7.0			7.0		μV/°C
lio	Input Offset Current	T _A = T _{high} to T _{low} (Note 1)		3.0	30 ± 100		5.0	50 150	nA
$\Delta I_{1O}/\Delta T$	Average Temperature Coefficient of Input Offset Current	T _A = T _{high} to T _{low} (Note 1)		10			10		pA/°C
I _{IB}	Input Bias Current	T _A = T _{high} to T _{low} (Note 1)		-45 -40	-150 -300		-45 -50	-250 -500	nA
V _{ICR}	Input Common-Mode Voltage Range (Note 2)	V _{CC} = 30 V V _{CC} = 30 V T _A = T _{high} to T _{low} (Note 1)	0 0		28.5 28	0 0		28.5 28	v
V _{IDR}	Differential Input Voltage Range				Vcc			Vcc	v
Avol	Large Signal Open- Loop Voltage Gain	$R_L = 2.0 \text{ k}\Omega, V_{CC} = 15 \text{ V},$ $T_A = T_{high} \text{ to } T_{low} \text{ (Note 1)}$	50 25	100		25 15	100		V/mV
	Channel Separation	1.0 kHz $\leq$ f $\leq$ 20 kHz, Input Referenced		-120			-120		dB
CMMR	Common-Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	85		65	70		dB
PSSR	Power Supply Rejection Ratio		65	100		65	100		dB
V _{OH}	Output Voltage—High	$ \begin{array}{l} (T_A = T_{high} \ to \ T_{low}) \ (\text{Note 1}) \\ V_{CC} = 30 \ V, \ R_L = 2 \ k\Omega \\ V_{CC} = 30 \ V, \ R_L = 10 \ k\Omega \\ \end{array} $	26 27	28		26 27	28		v
V _{OL}	Output Voltage—Low	$V_{CC}$ = 5.0 V, $R_L$ = 10 k $\Omega$ , $T_A$ = $T_{high}$ to $T_{low}$ (Note 1)		5.0	20		5.0	20	mV
10+	Output Source Current	$(V_{ID} = +1.0 \text{ V}, V_{CC} = 15 \text{ V})$ T _A = T _{high} to T _{low} (Note 1)	20 10	40 20		20 10	40 20		mA
I _O _	Output Sink Current	$V_{ID} = -1.0 \text{ V}, V_{CC} = 15 \text{ V}$ $T_A = T_{high} \text{ to } T_{low} \text{ (Note 1)}$ $V_{ID} = -1.0 \text{ V}, V_O = 200 \text{ mV}$	10 5 12	20 8 50		10 5 12	20 8 50		mΑ mA μΑ
los	Output Short Circuit to Ground (Note 3)			40	60		40	60	mA
Icc	Power Supply Current	$(T_A = T_{high} \text{ to } T_{low}) \text{ (Note 1)}$ $V_{CC} = 30 \text{ V}, V_O = 0 \text{ V},$ $R_L = \infty$ $V_{CC} = 5 \text{ V}, V_O = 0 \text{ V},$		1.5	3.0		1.5	3.0	mA
		$R_L = \infty$		0.7	1.2		0.7	1.2	

#### Notes

- 1.  $T_{low} = -55^{\circ}C$  for  $\mu$ A124  $T_{high} = +125^{\circ}C$  for  $\mu$ A124  $= -40^{\circ}C$  for  $\mu$ A2902  $= +85^{\circ}C$  for  $\mu$ A2902
  - = -25°C for  $\mu$ A224 and  $\mu$ A224 = 0°C for  $\mu$ A324 = +70°C for  $\mu$ A324
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V The

upper end of the common-mode voltage range is  $V_{\rm CC}=1.5$  V, but either or both inputs can go to +32 V without damage (+26 V for  $\mu$ A2902).

3 Short circuits from the output to V_{CC} can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.

 $\mu$ A2902 Electrical Characteristics (Cont.)  $V_{CC} = 5.0 \text{ V}$ ,  $V_{EE} = \text{GND}$ ,  $T_A = 25^{\circ}\text{C}$  unless otherwise noted.

	μΑ2902		\2902			
Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{IO}	Input Offset Voltage	$V_{CC}$ = 5.0 V to 26 V, $V_{IC}$ = 0 V to $V_{CC}$ -1.5 V, $V_{O}$ $\simeq$ 1.4 V, $R_{S}$ = 0 $\Omega$ $T_{A}$ = 25°C $T_{A}$ = $T_{high}$ to $T_{low}$ (Note 1)		2.0	7.0 10	mV
$\Delta V_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Voltage	T _A = T _{high} to T _{low} (Note 1)		7.0		μV/°(
lio	Input Offset Current	T _A = T _{high} to T _{low} (Note 1)		5.0 45	50 200	nA
$\Delta I_{IO}/\Delta T$	Average Temperature Coefficient of Input Offset Current	T _A = T _{high} to T _{low} (Note 1)		10		pA/°C
lıB	Input Bias Current	T _A = T _{high} to T _{low} (Note 1)		-45 -50	-250 -500	nA
V _{ICR}	Input Common-Mode Voltage Range (Note 2)	$V_{CC} = 26 \text{ V}$ $V_{CC} = 26 \text{ V}$ , $T_A = T_{high} \text{ to } T_{low}$	0		24.5 24	v
V _{IDR}	Differential Input Voltage Range				VCC	V
Avol	Large Signal Open- Loop Voltage Gain	$R_L = 2.0 \text{ k}\Omega, V_{CC} = 15 \text{ V},$ For Large $V_O$ Swing, $T_A = T_{high} \text{ to } T_{low} \text{ (Note 1)}$	15	100		V/mV
	Channel Separation	1.0 kHz $\leq$ f $\leq$ 20 kHz, Input Referenced		-120		dB
CMMR	Common-Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	50	70		dB
PSSR	Power Supply Rejection Ratio		50	100		dB
V _{OH}	Output Voltage—High	$(T_A = T_{high} \text{ to } T_{low})$ (Note 1) $V_{CC} = 26 \text{ V}, R_L = 2 \text{ k}\Omega$ $V_{CC} = 26 \text{ V}, R_L = 10 \text{ k}\Omega$	22 23	24		v
V _{OL}	Output Voltage—Low	$V_{CC}$ = 5.0 V, $R_L \le$ 10 k $\Omega$ , $T_A$ = $T_{high}$ to $T_{low}$ (Note 1)		5.0	100	mV
l _{O+}	Output Source Current	$(V_{ID} = +1.0 \text{ V}, V_{CC} = 15 \text{ V})$ T _A = T _{high} to T _{low} (Note 1)	20 10	40 20		mA
lo-	Output Sink Current	$V_{\text{ID}} = -1.0 \text{ V}, V_{\text{CC}} = 15 \text{ V}$ $T_{\text{A}} = T_{\text{high}} \text{ to } T_{\text{low}} \text{ (Note 1)}$	10 5	20 8		mA
los	Output Short Circuit to Ground (Note 3)			40	60	mA
lcc	Power Supply Current	$(T_A = T_{high} \text{ to } T_{low}) \text{ (Note 1)}$ $V_{CC} = 26 \text{ V, } V_O = 0 \text{ V, } R_L = \infty$ $V_{CC} = 5 \text{ V, } V_O = 0 \text{ V, } R_L = \infty$		1.5 0.7	3.0 1.2	mA


#### Notes

- 1.  $T_{low} = -55^{\circ}C$  for  $\mu$ A124  $T_{high} = +125^{\circ}C$  for  $\mu$ A124  $= -40^{\circ}C$  for  $\mu$ A2902  $= +85^{\circ}C$  for  $\mu$ A2902  $= -25^{\circ}C$  for  $\mu$ A224  $= 0^{\circ}C$  for  $\mu$ A324  $= +70^{\circ}C$  for  $\mu$ A324
- The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The
- upper end of the common-mode voltage range is  $V_{CC} = 1.5$  V, but either or both inputs can go to +32 V without damage (+26 V for  $\mu$ A2902).
- Short circuits from the output to V_{CC} can cause excessive heating and eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.


### 4

### **Typical Performance Curves**


### Large Signal Open Loop Voltage Gain as a Function of Frequency




### Output Characteristics Current Sourcing




### Output Characteristics Current Sinking




Output Voltage as a Function of Frequency




### Output Swing as a Function of Supply Voltage



Input Bias Current as a Function of Temperature



Input Bias Current as a Function of Supply Voltage





A Schlumberger Company

### μΑ148 • μΑ248 • μΑ348 Quad Operational Amplifiers

Linear Products

#### Description


The  $\mu$ A148 series is a true quad  $\mu$ A741. It consists of four independent, high-gain, internally-compensated, low-power operational amplifiers which have been designed to provide functional characteristics identical to those of the familiar  $\mu$ A741 operational amplifier. In addition, the total supply current for all four amplifiers is comparable to the supply current of a single  $\mu$ A741 type op amp.

Other features include input offset currents and input bias current which are much less than those of a standard  $\mu$ A741. Also, excellent isolation between amplifiers has been achieved by independently biasing each amplifier and using layout techniques which minimize thermal coupling.

- µA741 OP AMP OPERATING CHARACTERISTICS
- LOW SUPPLY CURRENT DRAIN
- CLASS AB OUTPUT STAGE—NO CROSSOVER DISTORTION
- PIN COMPATIBLE WITH THE µA324 & µA3403
- LOW INPUT OFFSET VOLTAGE 1 mV TYP
- LOW INPUT OFFSET VOLTAGE—1 IIIV 11P
- LOW INPUT BIAS CURRENT—30 nA TYP
- GAIN BANDWIDTH PRODUCT FOR μA148 (UNITY GAIN) — 1.0 MHz TYP
- HIGH DEGREE OF ISOLATION BETWEEN

  AMPLIFIERS—120 dB
- OVERLOAD PROTECTION FOR INPUTS
   AND OUTPUTS

### Connection Diagram 14 Pin DIP



(Top View)

### Order Information


Type	Package	Code	Part No.
μA148	Ceramic DIP	6A	μΑ148DM
μA248	Ceramic DIP	6A	μA248DC
μΑ348	Ceramic DIP	6A	μA348DC
μA348	Molded DIP	9A	μA348PC

### **Absolute Maximum Ratings**

μ <b>Α148</b>	μ <b>Α248</b>	μ <b>Α348</b>
± 22 V	± 18 V	± 18 V
± 44V	±36 V	±36 V
± 22 V	± 18 V	± 18 V
continuous	continuous	continuous
	700 mW	700 mW
<del></del>	150°C	150°C/W
670 mW	670 mW	670 mW
100°C/W	100°C/W	100°C/W
$-55^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	$-25^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$	$0^{\circ}\mathrm{C} < \mathrm{T_A} < +70^{\circ}\mathrm{C}$
-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
	260°C	260°C
300°C	300°C	300°C
	± 22 V ± 44V ± 22 V continuous 	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

Notes on following pages

### Equivalent Circuit (1/4 of Circuit Shown)



### Notes

- Any of the amplifier outputs can be shorted to ground indefinitely; however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.
- 2 The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{J(MAX)}.

 $\theta_{\rm JA}$ , and the ambient temperature, T_A. The maximum available power dissipation at any temperature is P_D = (T_J (MAX) - T_A)/ $\theta_{\rm JA}$  or the 25°C P_D (MAX), whichever is less.

0.5

0.5

V/μs

Slew Rate

 $\mu$ A148 and  $\mu$ A248 DC Electrical Characteristics  $V_S = \pm$  15 V,  $T_A = 25$ °C unless otherwise noted

<b>Min</b> 0.8	Typ 1.0 4 30 2.5	<b>Max</b> 5.0 25 100	Min	<b>Typ</b> 1.0 4	<b>Max</b> 6.0	Unit mV
0.8	4 30	25			6.0	m\/
			0.8	30 2.5	50 200	nA nA MΩ
50	2.4 160 -120	3.6	25	2.4 160 -120	4.5	mA V/mV dB mA
iture Ran		L	<u> </u>	120		1111/
25		6.0 75 325	15		7.5 125 500	mV nA nA V/mV
± 12 ± 10 ± 12	± 13 ± 12		± 12 ± 10 ± 12	± 13 ± 12		V V V
70 77	90 96		70 77	90 96		dB dB
se noted						
	1.0			1.0		MHz
	60			60		degree
	25 ± 12 ± 10 ± 12	50   160	50   160   -120     25	50   160	50   160	50

### μ**Α348** DC Electrical Characteristics $V_S = \pm 15 \text{ V}$ , $T_A = 25^{\circ}\text{C}$ unless otherwise noted

Av = 1

		μ <b>A348</b>			
Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		1.0	6.0	mV
Input Offset Current			4	50	nA
Input Bias Current			30	200	nΑ
Input Resistance		0.8	2.5		ΜΩ
Supply Current All Amplifiers			2.4	4.5	mA
Large Signal Voltage Gain	$V_{OUT} = \pm 10 \text{ V}, R_L \geq 2 \text{ k}\Omega$	25	160	1	V/mV
Amplifier to Amplifier	f = 1 Hz to 20 kHz		-120		dB
Coupling	(Input Referred)	}			
Output Short-Circuit Current		l	25	1	mA
The following specifications apply	over the operating temperature Range				
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			7.5	mV
Input Offset Current				100	nA
Input Bias Current	•	1	l l	400	
input bias current				400	l nA
•	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15		400	nA V/mV
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$ $R_L = 10 k\Omega$	15 ± 12	± 13	400	1
Large Signal Voltage Gain	<del></del>		± 13 ± 12	400	V/m\
Large Signal Voltage Gain Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12		400	V/m\ V
Large Signal Voltage Gain Output Voltage Swing Input Voltage Range Common-Mode Rejection Ratio	$R_L = 10 \text{ k}\Omega$	± 12 ± 10		400	V / m\ V V

#### **μ**Α348

AC Characteristics  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$  unless otherwise noted


Small Signal Bandwidth		1.0	MHz
Phase Margin	Av = 1	60	degrees
Slew Rate	Av = 1	0.5	V/μs

#### Note


 $\mu$ A148, 248, 348 are capable of driving 100 pF capacitive load.

### **Typical Performance Curves**


### Positive Common Mode Input Voltage Limit as a Function of Supply Voltage




### Negative Common Mode Input Voltage Limit as a Function of Supply Voltage




### Input Noise Voltage and Noise Current as a Function of Frequency




### **Small Signal Pulse Response**



### Large Signal Pulse Response




### Inverting Large Signal Pulse Response




### Typical Performance Curves (Cont.)


Supply Current as a Function of Power Supply Voltage




Input Bias Current as a Function of Ambient Temperature




Output Voltage Swing as a Function of Supply Voltage




Output Voltage as a Function of Source Current




Output Voltage as a Function of Sink Current




Output Impedance as a Function of Frequency




CMRR and Open Loop Frequency Response as a Function of Frequency



Gain as a Function of Frequency



Gain Band Width as a Function of Temperature



## FAIRCHILD

A Schlumberger Company

# μA1458 • μA1558 Dual Internally Compensated Operational Amplifiers

**Linear Products** 

#### Description

The  $\mu$ A1458/ $\mu$ A1558 are a monolithic pair of Internally Compensated High Performance Amplifiers constructed using the Fairchild Planar epitaxial process. They are intended for a wide range of analog applications where board space or weight are important. High common mode voltage range and absence of "latch-up" make the  $\mu$ A1458/ $\mu$ A1558 ideal for use as voltage followers. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier and general feedback applications.

The  $\mu$ A1458/ $\mu$ A1558 are short-circuit protected and require no external components for frequency compensation. The internal 6 db/octave roll-off insures stability in closed loop applications. For single amplifier performance, see the  $\mu$ A741 data sheet.

The Fairchild  $\mu$ A1458/ $\mu$ A1558 slew rate has been improved to 0.8/ $\mu$ s typical.

- NO FREQUENCY COMPENSATION REQUIRED
- **SHORT-CIRCUIT PROTECTION**
- LARGE COMMON-MODE AND DIFFERENTIAL VOLTAGE RANGES
- **LOW POWER CONSUMPTION**
- NO LATCH-UP

Supply Voltage

MINI DIP PACKAGE

### **Absolute Maximum Ratings**

Supply voltage	
Military (μΑ1558)	± 22 V
Commercial (µA1458 and	
μA1458C)	± 18 V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	310 mW
Differential Input Voltage (Note 2)	± 30 V
Common-Mode Input Swing	
(Note 2)	± 15 V
Output Short Circuit Duration	
(Note 3)	Indefinite
Storage Temperature Range	-65°C to +150°C


Pin Temperature (Soldering, 60 s)

Metal Package 300°C

Mini DIP (Soldering, 10 s) 260°C

Operating Temperature Range

Connection Diagram 8-Pin Metal Package




(Top View)

### Order Information

Type	Package	Code	Part No.
μΑ1458	Metal	5 <b>W</b>	μA1458HC
μA1458C	Metal	5 <b>W</b>	μA1458CHC
μA1558	Metal	5 <b>W</b>	μA1558HM

### Connection Diagram 8-Pin DIP



(Top View)

### Order Information

Older IIIIoiii	iation		
Туре	Package	Code	Part No.
μA1458	Ceramic DIP	6T	μΑ1458RC
μA1458	Molded DIP	9T	μΑ1458TC
μA1458C	Ceramic DIP	6T	μA1458CRC
μA1458C	Molded DIP	9T	μA 1458CTC
μA1558	Ceramic DIP	6T	μΑ1558RM

Notes on following pages.


Military ( $\mu$ A 1558) Commercial ( $\mu$ A 1458 and

μA1458C)

-55°C to +125°C

0°C to 70°C

### Equivalent Circuit (Each Amplifier)



#### Notes


- Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the Metal Package and 5.6 mW/°C for the mini DIP.
- 2 For supply voltages less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or 70°C ambient temperature.

Electrical Characteristics  $V_S = \pm 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$  unless otherwise specified.


		μ <b>Α 14</b>	58		μ <b>A1458C</b> μ <b>A1558</b>						
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		2.0	6.0		2.0	10		1.0	5.0	mV
Input Offset Current			.03	0.2		.03	0.3		0.03	0.2	μΑ
Input Bias Current			0.2	0.5		0.2	0.7		0.2	0.5	μΑ
Differential Input Impedance Parallel Input Resistance Parallel Input Capacitance	f = 20 Hz, Open Loop	0.3	1.0			1.0		0.3	1.0		MΩ
Common-Mode Input Impedance	f = 20 Hz		200			200			200		MΩ
Common-Mode Input Voltage Swing		± 12	± 13		± 11	± 13		± 12	± 13		v
Equivalent Input Noise Voltage	$A_V = 100$ $R_S = 10 \text{ k}\Omega$ f = 1.0  kHz BW = 1.0  Hz		45			45			45		nV/√Hz
Common-Mode Rejection Ratio	f = 100 Hz	70	90		60	90		70	90		dB
Open-Loop Voltage Gain	$V_{OUT} = \pm 10 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	20 k	100 k		20 k	100 k		50 k	200 k		V/V
Power Bandwidth	$\label{eq:avg_scale} \begin{cases} A_V = 1 \\ R_S = 2.0 \text{ k}\Omega \\ \text{THD} \leq 5\% \\ V_{OUT} = 20 \text{ V}_{pk\text{-}pk} \end{cases}$		14			14			14		kHz
Unity Gain Crossover Frequency (Open Loop)			1.1			1.1			1.1		MHz
Phase Margin (Open Loop)			65			65			65		Degrees
Gain Margin			11			11			11		dB
Slew Rate	A _V = 1		0.8			0.8			0.8		V/μs
Output Impedance	f = 20 Hz	ļ	75			75			75		Ω
Short-Circuit Output Current			20			20			20		mA
Output Voltage Swing	$R_L = 10 \text{ k}\Omega$	± 12	± 14		= 11	± 14		± 12	± 14		V
Power Supply Sensitivity  V _{CC} = Constant  V _{CC+} = Constant	$R_{S} \leq 10 \text{ k}\Omega$		30	150		30			30	150	μV/V
	1+	<del></del>	2.3	5.6	1	2.3	8.0		2.3	5.0	mA
Power Supply Current	1-		2.3	5.6		2.3	8.0		2.3	5.0	mA
Power Dissipation	V _{OUT} = 0		70	170		70	240		70	150	mW
The following specifications	s apply for $0^{\circ} \mathrm{C} < \mathrm{T}_{\mathrm{c}}$	₄ < 70	°C (µA	1458 a	and $\mu$ A1	1458C)	-55°	C ≤ T	≤ 12	5°C (μ	A 1558)
Input Offset Voltage	$R_{S} \leq 10 \text{ k}\Omega$	Ì		7.5	T		12	T		6.0	mV
Input Offset Current				0.3			0.4			0.5	μΑ
Input Bias Current				0.8			1.0			1.5	μΑ
Open-Loop Voltage Gain	$V_{OUT} = \pm 10 \text{ V}$ $R_L = 2.0 \text{ k}\Omega$	15 k			15 k			25 k			V/V
Output Voltage Swing	$R_L = 2 k\Omega$	± 10	± 13		±9.0	± 13		± 10	± 13		V
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$		15			15			15		μV/°C

Typical Performance Curves for  $\mu$ A1458,  $\mu$ A1458C and  $\mu$ A1558  $V_{CC}+=+15$  V,  $V_{CC}-=-15$  V,  $T_A=25$ °C unless otherwise noted


### Open-Loop Voltage Gain as a Function of Power Supply Voltages




Power Bandwidth (Large Signal Swing as a Function of Frequency)




Output Voltage Swing as a Function of Load Resistance




**Open-Loop Frequency Response** 



Power Dissipation as a Function of Power Supply Voltage




Output Noise as a Function of Source Resistance




### **Typical Applications**


### High-Impedance, High-Gain Inverting Amplifier



### **Quadrature Oscillator**




### Compressor/Expander Amplifiers



#### Notes

Maximum compression expansion ratio = R  $_1/R$  (10 k $\!\Omega>R$   $\!\geq$  0) Diodes D1 through D4 are matched FD6666 or equivalent

### **Analog Multiplier**



^{*}Matched to 0.1% EOUT = 100 EIN1 x EIN2



A Schlumberger Company

# $\mu$ A3303 • $\mu$ A3403 Quad Operational Amplifiers


**Linear Products** 

### **Description**

The  $\mu$ A3303 and  $\mu$ A3403 are Monolithic Quad Operational Amplifiers consisting of four independent high-gain, internally frequency-compensated operational amplifiers designed to operate from a single power supply or dual power supplies over a wide range of voltages. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. They are constructed using the Fairchild Planar epitaxial process.

- INPUT COMMON MODE VOLTAGE RANGE INCLUDES GROUND OR NEGATIVE SUPPLY
- OUTPUT VOLTAGE CAN SWING TO GROUND OR NEGATIVE SUPPLY
- FOUR INTERNALLY COMPENSATED OPERATIONAL AMPLIFIERS IN A SINGLE PACKAGE
- WIDE POWER SUPPLY RANGE SINGLE SUPPLY OF 3.0 TO 36 V DUAL SUPPLY of ± 1.5 TO ± 18 V
- CLASS AB OUTPUT STAGE FOR MINIMAL CROSSOVER DISTORTION
- SHORT CIRCUIT PROTECTED OUTPUTS
- HIGH OPEN LOOP GAIN 200 k
- μA741 OPERATIONAL AMPLIFIER TYPE PERFORMANCE

### Connection Diagram 14-Pin DIP




(Top View)

#### Order Information

Older IIIIe	illution		
Type	Package	Code	Part No.
μA3303	Molded DIP	9A	μA3303PC
μΑ3403	Ceramic DIP	6A	μA3403DC
μΑ3403	Molded DIP	9A	μA3403PC

### Equivalent Circuit (1/4 of circuit shown)



**Absolute Maximum Ratings** Supply Voltage Between V+

and V-

Differential Input Voltage

(Note 1) Input Voltage (V-) (Note 1) Internal Power Dissipation

(Note 2)

**Operating Temperature Range** 

μA3303 μA3403 36 V

± 30 V -0.3 V(V-) to V+

670 mW

-40°C to +85°C 0°C to +70°C

Storage Temperature Range

Molded Package

Ceramic Package Pin Temperature (Soldering)

Molded Package (10 s) Ceramic Package (60 s) -55°C to +125°C -65°C to +150°C

260°C 300°C

Notes

1. For supply Voltage less than 30 V between V+ and V-, the absolute maximum input voltage is equal to the supply voltage.

2. Rating applies to ambient temperature up to 70°C, derate linearly at 8.3 mW/°C.

**Electrical Characteristics**  $V_S = \pm 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$  unless otherwise noted.

		μ3303			
Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage			2.0	8.0	mV
Input Offset Current			30	75	nA
Input Bias Current			200	-500	nA
Input Impedance	f = 20 Hz	0.3	1.0		МΩ
Input Common Mode Voltage Range		+12 to -V _S	+12.5 to -V _S		v
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		dB
Large Signal Open Loop Voltage Gain	$V_{OUT}$ = $\pm$ 10 V, $R_L$ = 2 k $\Omega$	20	200		V/mV
Power Bandwidth	$A_V = 1$ , $R_L = 2 k\Omega$ , $V_{OUT} = 20 V pk-pk$		18		kHz
Small Signal Bandwidth	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		1.0		MHz
Slew Rate	$A_V = 1$ , $V_{IN} = -10 \text{ V to} + 10 \text{ V}$		0.6		V/μs
Rise Time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		0.3		μs
Fall Time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		0.3		μs
Overshoot	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		5.0		%
Phase Margin	$A_V = 1$ , $R_L = 2 k\Omega$ , $C_L = 200 pF$		60		Degree
Crossover Distortion at f = 10 kHz	$V_{IN} = 30 \text{ mV pk-pk}, V_{OUT} = 2 \text{ V pk-pk}$		1.0		%
Output Voltage Range	$R_L = 10 \text{ k}\Omega$ $R_L = 2 \text{ k}\Omega$	± 12 ± 10	12.5 12		V V
Individual Output Short Circuit Current	(Note 3)	± 10	± 30	± 45	mA
Output Impedance	f = 20 Hz		80		Ω
Power Supply Rejection Ratio	Positive Negative		30 30	150 150	μV / V μV / V
Power Supply Current	$V_{OUT} = 0$ , $R_L = \infty$		2.8	7.0	mA
The following specification apply for -	-55°C ≤ T _A ≤ +125°C				
Input Offset Voltage				10	mA
Storage Temperature Coefficient of Input Offset Voltage			10		μV/°C
Input Offset Current				250	nA
Average Temperature Coefficient of Input Offset Current			50		pA/°C
Input Bias Current				-1000	nA
Large Signal Open Loop Voltage Gain	$R_L = 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15			V/mV
Output Voltage Range	$R_L = 2 k\Omega$	± 10			٧

Electrical Characteristic  $V_S = +5.0 \text{ V}, V_{S} - = \text{Gnd}, T_A = 25^{\circ}\text{C}$  unless otherwise noted.

		μ <b>A33</b> 0			
Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage				10	mV
Input Offset Current				75	nA
Input Bias Current				-500	nA
Large Signal Open Loop Voltage Gain	$R_L = 2 k\Omega$	20	200		V/mV
Power Supply Rejection Ratio				150	μV/V
Output Voltage Range (Note 4)	$\begin{array}{l} R_L = 10 \; k\Omega \\ R_L = 10 \; k\Omega, \; 5.0 \; V \leq V_S \leq 30 \; V \end{array}$	3.5 (V+) -1.7			V pk-pk V pk-pk
Power Supply Current			2.5	7.0	mA
Channel Separation	f = 1 kHz to 20 kHz (Input Referenced)		-120		dB

### Electrical Characteristics $V_S = \pm 15 \text{ V}, T_A = 25 ^{\circ}\text{C}$ unless otherwise noted

		μ <b>A340</b>	μΑ3403				
Characteristic	Condition	Min	Тур	Max	Unit		
Input Offset Voltage			2.0	8.0	mV		
Input Offset Current			30	50	nA		
Input Bias Current			-200	-500	nA		
Input Impedance	f = 20 Hz	0.3	1.0		$M\Omega$		
Input Common Mode Voltage Range		+13 to -V _S	+13.5 to -V _S		v		
Common Mode Rejection Ratio	$R_{S} \leq 10 \text{ k}\Omega$	70	90		dB		
Large Signal Open Loop Voltage Gain	$V_{OUT} = \pm 10 \text{ V, R}_{L} = 2 \text{ k}\Omega$	20	200		V/mV		
Power Bandwidth	$A_V = 1$ , $R_L = 2 k\Omega$ , $V_{OUT} = 20 V pk-pk$		9.0		kHz		
Small Signal Bandwidth	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		1.0		MHz		
Slew Rate	$A_V = 1$ , $V_{IN} = -10 \text{ V to} + 10 \text{ V}$		0.6		V/μs		
Rise Time	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		0.3		μs		
Fall Time	$A_V$ = 1, $R_L$ = 10 k $\Omega$ , $V_{OUT}$ = 50 m $V$		0.3		μs		
Overshoot	$A_V = 1$ , $R_L = 10 \text{ k}\Omega$ , $V_{OUT} = 50 \text{ mV}$		5.0		%		
Phase Margin	$A_V = 1$ , $R_L = 2 k\Omega$ , $C_L = 200 pF$		60		Degree		
Crossover Distortion at f = 10 kHz	$V_{IN} = 30 \text{ mV pk-pk},$ $V_{OUT} = 2 \text{ V pk-pk}$			1.0	%		
Output Voltage Range	$R_{L} = 10 \text{ k}\Omega$ $R_{L} = 2 \text{ k}\Omega$	± 12 ± 10	± 13.5 ± 13		V V		
Individual Output Short Circuit Current	(Note 3)	± 10	± 30	± 45	mA		
Output Impedance	f = 20 Hz		80		Ω		
Power Supply Rejection Ratio	Positive Negative		30 30	150 150	μV / V μV / V		
Power Supply Current	$V_{OUT} = 0$ , $R_L = \infty$		2.8	7.0	mA		

### Electrical Characteristics $V_S = \pm 15 V$ , $-55^{\circ}C \le T_A \le +125^{\circ}C$

		μΑ3403				
Characteristic	Condition	Min	Тур	Max	Unit	
Input Offset Voltage				10	mV	
Average Temperature Coefficient of Input Offset Voltage			10		μV/°C	
Input Offset Current				200	nA	
Average Temperature Coefficient of Input Offset Current			50		pA/°C	
Input Bias Current				-800	nA	
Large Signal Open Loop Voltage Range	$R_L = 2 k\Omega$ , $V_{OUT} = \pm 10 V$	15			V/mV	
Output Voltage Range	$R_L = 2 k\Omega$	± 10			V	


### Electrical Characteristics $V_S = +5.0 \text{ V}, V_{S} - = G, T_A = 25 ^{\circ}\text{C}$ unless otherwise noted.

		μ <b>A</b> 340	3		İ
Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage			2.0	10	mV
Input Offset Current			30	50	nA
Input Bias Current			-200	-500	nA
Large Signal Open Loop Voltage Gain	$R_L = 2 k\Omega$	20	200		V/mV
Power Supply Rejection Ratio				150	μV/V
Output Voltage Range (Note 4)	$\begin{array}{l} R_{L} = 10 \text{ k}\Omega \\ R_{L} = \text{k}\Omega, 5.0 \text{ V} \leq \text{V}_{S} \leq 30 \text{ V} \end{array}$	3.5 (V+) -1.7			V pk-pk V pk-pk
Power Supply Current			2.5	7.0	mA
Channel Separation	f = 1 kHz to 20 kHz (Input Referenced)		-120		dB


#### Notes

### **Typical Performance Curves**


### Large Signal Open Loop Voltage Gain as a Function of Frequency



### Sine Wave Response



### Output Voltage as a Function of Frequency




^{3.} Not to exceed maximum package power dissipation.


^{4.} Output will swing to ground.

### Typical Performance Curves (Cont.)


# Output Swing as a Function of Supply Voltage



### Input Bias Current as a Function of Temperature




# Input Bias Current as a Function of Supply Voltage



### **Typical Applications**

### **Multiple Feedback Bandpass Filter**



fo = center frequency

BW = Bandwidth

 $\mathbf{R}$  in  $\mathbf{k}\Omega$ 

C in µF

$$Q = \frac{f_0}{RW} < 10$$

$$C1 = C2 = \frac{Q}{3}$$

$$R1 = R2 = 1$$
  
 $R8 = 9Q^2 - 1$ 


Use scaling factors in these expressions.

If source impedance is high or varies, filter may be preceded with voltage follower buffer to stabilize filter parameters.

### Design example:


given: Q = 5, 
$$f_0$$
 = 1 kHz  
Let R1 = R2 = 10 k $\Omega$   
then R3 = 9(5)² - 10  
R3 = 215 k $\Omega$   
C =  $\frac{5}{3}$  = 1.6 nF

### Wein Bridge Oscillator



$$f_0 = \frac{1}{2\pi RC}$$
 for  $f_0 = 1 \text{ kHz}$   
 $R = 16 \text{ k}\Omega$   
 $C = 0.01 \mu F$ 

### **Comparator With Hysteresis**




$$V_{INL} = \frac{R1}{R1 + R2} (V_{OL} - V_{REF}) + V_{REF}$$

$$V_{INH} = \frac{R1}{R1 + R2} (V_{OH} - V_{REF}) + V_{REF}$$

$$H = \frac{R1}{R1 + R2} (V_{OH} - V_{OL})$$

### High Impedance Differential Amplifier




$$V_{OUT} = C(1 + a + b)(V2 - V1)$$

$$\frac{R2}{R5} \equiv \frac{R6}{R7}$$
 for best CMRR

Gain = 
$$\frac{R6}{R5} \left( 1 + \frac{2R1}{R3} \right) = C (1 + a + b)$$


### **AC Coupled Non-Inverting Amplifier**



$$A_V = 1 + \frac{R2}{R1}$$

$$A_V = 11$$
 (as shown)


### **AC Coupled Inverting Amplifer**



$$A_V = \frac{Rf}{R_1}$$

$$A_V = 10$$
 (as shown)


### **Voltage Reference**




$$V_{OUT} = \frac{R1}{R1 + R2} \left( = \frac{V+}{2} \text{ as shown} \right)$$

$$V_{OUT} = \frac{1}{2} V_{CC}$$


### **Ground Referencing a Differential Input Signal**



### **Voltage Controlled Oscillator**




### **Function Generator**




$$f = \frac{R1 + R2}{4CR_1R1}$$
 if  $R3 = \frac{R2R1}{R2 + R1}$ 

### **Pulse Generator**



*Wide Control Voltage Range.  $0V_{DC} \le V_C \le 2 \text{ (V+} - 1.5 \text{ V}_{DC}\text{)}$ 

### **Bi-Quad Filter**



$$Q = \frac{BW}{f_0}$$

where

T_{BP} = Center Frequency Gain T_N =Bandpass Notch Gain

$$f_0 = \frac{1}{2\pi RC}$$

$$R2 = \frac{R1}{T_{BP}}$$

$$R3 = T_NR2$$

Example.

f_O = 1000 Hz

 $T_{BP} = 1$ 

T_N = 1

 $R = 160 \text{ k}\Omega$ 

 $R1 = 1.6 M\Omega$ 

 $R2 = 1.6 \ M\Omega$ 

 $\mathrm{R3} = 1.6~\mathrm{M}\Omega$ 

 $C = 0.001 \mu F$ 



A Schlumberger Company

### μΑ4136 Quad Operational Amplifiers


**Linear Products** 

### **Description**

The  $\mu$ A4136 Monolithic Quad Operational Amplifiers consists of four independent high gain, internal frequency compensated operational amplifiers. The specifically designed low noise input transistors allow the  $\mu$ A4136 to be used in low noise signal processing applications such as audio preamplifiers and signal conditioners. They are constructed using the Fairchild Planar Epitaxial process. The simplified output stage completely eliminates crossover distortion under any load conditions, has large source and sink capacity, and is short circuit protected. A novel current source stabilizes output parameters over a wide power supply voltage range.

- UNITY GAIN BANDWIDTH 3 MHz
- CONTINUOUS SHORT CIRCUIT PROTECTION
- NO FREQUENCY COMPENSATION REQUIRED
- NO LATCH-UP
- LARGE COMMON MODE AND DIFFERENTIAL VOLTAGE RANGES
- μA741 OPERATIONAL AMPLIFIER TYPE PERFORMANCE
- PARAMETER TRACKING OVER TEMPERATURE RANGE
- GAIN AND PHASE MATCH BETWEEN AMPLIFIERS

### Connection Diagram 14-Pin DIP




(Top View)

#### Order Information

Туре	Package	Code	Part No.
μ <b>A4136</b>	Ceramic DIP	6A	μA4136DM
μA4136C	Ceramic DIP	6A	μA4136DC
μA4136C	Molded DIP	9A	μA4136PC

### Equivalent Circuit (1/4 of circuit shown)



**Absolute Maximum Ratings** 

Supply Voltage μA4136 ±22 V

μA4136C ± 18 V Differential Input Voltage (Note 1) ±30 V

Input Voltage (Note 1) Internal Power Dissipation

(Note 2)

Output Short Circuit Duration

(Note 3) Operating Temperature Range

μA4136

μA4136C Storage Temperature range

Molded Package

Ceramic Package

Indefinite

± 15 V

670 mW

-55°C to +125°C

0°C to +70°C

-55°C to +125°C -65°C to +150°C Pin Temperature

Molded Package (10 s) Ceramic Package (60 s) 260°C

300°C

Notes

1. For supply voltage less than  $\pm$  15 V, the absolute maximum input voltage is equal to the supply voltage

2 Rating applies to ambient temperature up to 70°C Above


 $T_A = 70$ °C, derate linearly at 8 3 mW/°C 3 Short circuit may be to ground, one amplifier only I_{SC} = 45 mA (Typical)

Electrical Characteristics  $T_A = 25$  °C,  $V_S = \pm 15$  V unless otherwise specified


		μ <b>A41</b> :	36	μ <b>A4136C</b>				
Characteristic	Condition	Min	Тур	Max	Min Typ	Max	Unit	
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$		0.5	5.0		0.5	6.0	mV
Input Offset Current			5.0	200		5.0	200	nA
Input Bias Current			40	500		40	500	nA
Input Resistance		0.3	5.0		0.3	5.0		МΩ
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	50 k	300 k		20 k	300 k		
Outnut Valtage Suing	$R_L \ge 10 \text{ k}\Omega$	± 12	± 14		± 12	± 14		٧
Output Voltage Swing	$R_L \ge 2 k\Omega$	± 10	± 13		± 10	± 13		٧
Input Voltage Range		± 12	± 14		± 12	± 14		٧
Common Mode Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$	70	90		70	90		dB
Supply Voltage Rejection Ratio	$R_S \leq 10 \text{ k}\Omega$		30	150		30	150	μV / V
Power Consumption			210	340		210	340	mW
Transient Response (Unity Gain) Risetime	$V_{\text{IN}}$ = 20 mV, $R_{\text{L}}$ = 2 k $\Omega$ , $C_{\text{L}} \leq$ 100 pF		0.13			0.13		μs
Transient Response (Unity Gain) Overshoot	$V_{IN}$ = 20 mV, $R_L$ = 2 k $\Omega$ , $C_L \le$ 100 pF		5.0			5.0		%
Unity Gain Bandwidth			3.0			3.0		MHz
Slew Rate (Unity Gain)	$R_L \geq 2 k\Omega$		1.5			1.0		V/μs
Channel Separation (Open Loop)	$F = 10 \text{ kHz}, R_S = 1 \text{ k}\Omega$		105			105		dB
(Gain = 100)	$f = 10 \text{ kHz}, R_S = 1 \text{ k}\Omega$		105			105		dB
The following specifications	apply for $-55^{\circ}C \le T_{A} \le +125^{\circ}$	C for μA	1136; 0	°C ≤ 1	Γ _A ≤ +	70°C f	or μA4	136C.
Input Offset Voltage	$R_S \leq 10 \text{ k}\Omega$			6.0			7.5	mV
Input Offset Current				500			300	nA
Input Bias Current				1500			800	nΑ
Large Signal Voltage Gain	$R_L \ge 2 k\Omega$ , $V_{OUT} = \pm 10 V$	25 k			15 k			
Output Voltage Swing	$R_L \ge 2 k\Omega$ $V_S = \pm 15 V$	± 12			± 10			v
Dawer Canaumatian	T _A = High		180	300		180	300	mW
Power Consumption	T _A = Low		240	400		240	400	mW

### **Typical Performance Curves**


# Input Bias Current as a Function of Ambient Temperature




# Input Offset Current as a Function of Ambient Temperature




# Common Mode Range as a Function of Supply Voltage




### Open Loop Voltage Gain as a Function of Frequency




Open Loop Gain as a Function of Temperature




Power Consumption as a Function of Ambient Temperature




Typical Output Voltage as a Function of Supply Voltage



Output Voltage Swing as a Function of Load Resistance




Output Voltage Swing as a Function of Frequency




### ı

### Typical Performance Curves (Cont.)


# Quiesent Current as a Function of Supply Voltage




### Transient Response




### Voltage Follower Large Signal Pulse Response




### Input Noise Voltage as a Function of Frequency




Input Noise Current as a Function of Frequency




**Channel Separation** 



# Total Harmonic Distortion as a Function of Output Voltage f = 1 kHz




Distortion as a Function of Frequency V_{OUT} = 1 Vrms




### **Typical Applications**


### 400 Hz Lowpass Butterworth Active Filter




### Differential Input Instrumentation Amplifier with High Common Mode Rejection




### Analog Multiplier/Divider




### 1 kHz Bandpass Active Filter




### **Full-Wave Rectifier and Averaging Filter**




### Notch Filter Using the $\mu$ A4136 as a Gyrator



### Notch Frequency as a Function of C1



### **Multiple Aperture Window Discriminator**





and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rel Processing	10

**Package Outlines** 

Fairchild Sales Offices

12

5-2



A Schlumberger Company

## μΑ710 High-Speed Differential Comparator

**Linear Products** 

#### Description

The  $\mu$ A710 is a Differential Voltage Comparator intended for applications requiring high accuracy and fast response times. It is constructed on a single silicon chip using the Fairchild Planar epitaxial process. The device is useful as a variable threshold Schmitt trigger, a pulse-height discriminator, a voltage comparator in high-speed a/d converters, a memory sense amplifier or a high noise immunity line receiver. The output of the comparator is compatible with all integrated logic forms.

- 5 mV MAXIMUM OFFSET VOLTAGE
- 5 µA MAXIMUM OFFSET CURRENT
- 1000 MINIMUM VOLTAGE GAIN
- 20 µV/°C MAXIMUM OFFSET VOLTAGE DRIFT

#### **Absolute Maximum Ratings**


Positive Supply Voltage	+14.0 V
Negative Supply Voltage	−7.0 V
Peak Output Current	10 mA
Differential Input Voltage	$\pm$ 5.0 V
Input Voltage	$\pm7.0$ V
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
Molded DIP	670 mW
Storage Temperature Range	

Metal Package, Ceramic DIP —65°C to +150°C Molded DIP —55°C to +125°C Operating Temperature Range

Military (μΑ710) -55°C to +125°C Commercial (μΑ710C) 0°C to +70°C Pin Temperature (Soldering)

Metal Package, Ceramic DIP (60 s) 300°C Molded DIP (10 s) 260°C

#### Connection Diagram 8-Pin Metal Package



(Top View)


Pin 4 connected to case

#### Order Information

Гуре	Package	Code
μ <b>Α710</b>	Metal	5W
4A710C	Metal	5W

**Part No.** μΑ710HM μΑ710HC

## Connection Diagram 14-Pin DIP




#### Order Information

0.40			
Type	Package	Code	Part No.
μΑ710	Ceramic DIP	6A	μΑ710DM
μA710C	Ceramic DIP	6A	μΑ7 10DC
μA710C	Molded DIP	9A	μA710PC

#### Notes

¹ Rating applies to ambient temperatures up to 70°C Above 70°C ambient derate linearly at 6.3 mW/°C for metal package, 8 3 mW/°C for DIPs

#### **Equivalent Circuit**



 $\mu$ A710 Electrical Characteristics  $T_A = 25$  °C, V+ = 12.0 V, V- = -6.0 V unless otherwise specified.

Characteristic	Condition (Note 2)	Min	Тур	Max	Unit
		101111	<del> </del>	+	+
Input Offset Voltage	$R_{S} \leq 200 \Omega$		0.6	2.0	mV
Input Offset Current			0.75	3.0	μΑ
Input Bias Current			13	20	μΑ
Voltage Gain		1250	1700		
Output Resistance			200		Ω
Output Sink Current	$\Delta V_{IN} \ge 5$ mV, $V_{OUT} = 0$	2.0	2.5		mA
Response Time (Note 3)			40		ns
The following specifications apply for	$r - 55$ °C $\leq T_A \leq +125$ °C				
Input Offset Voltage	$R_S \leq 200 \Omega$			3.0	mV
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 25^{\circ}C$ to $T_A = +125^{\circ}C$ $R_A = 50 \Omega$ . $T_A = 25^{\circ}C$ to $T_A = -55^{\circ}C$		3.5 2.7	10 10	μV/°C μV/°C
Input Offset Current	$T_A = +125$ °C $T_A = -55$ °C		0.25 1.8	3.0 7.0	μA μA
Average Temperature Coefficient of Input Offset Current	$T_A = 25$ °C to $T_A = +125$ °C $T_A = 25$ °C to $T_A -55$ °C		5.0 15	25 75	nA/°C nA/°C
Input Bias Current	$T_A = -55$ °C		27	45	μΑ
Input Voltage Range	V - = -7.0V	±5.0			V
Common Mode Rejection Ratio	$R_{S} \leq 200 \Omega$	80	100		dB
Differential Input Voltage Range		±5.0			V
Voltage Gain		1000			
Output HIGH Voltage	$\Delta V_{\text{IN}} \geq 5 \text{ mV}, 0 \leq I_{\text{OUT}} \leq 5.0 \text{ mA}$	2.5	3.2	4.0	V
Output LOW Voltage	$\Delta V_{\text{IN}} \geq 5 \text{ mV}$	-1.0	-0.5	0	V
Output Sink Current	$ \begin{aligned} T_{\text{A}} &= +125 ^{\circ}\text{C},  \Delta \text{V}_{\text{IN}} \geq 5  \text{mV},  \text{V}_{\text{OUT}} = 0 \\ T_{\text{A}} &= -55 ^{\circ}\text{C},  \Delta \text{V}_{\text{IN}} \geq 5 \text{mV},  \text{V}_{\text{OUT}} = 0 \end{aligned} $	0.5 1.0	1.7 2.3		mA mA
Positive Supply Current	V _{OUT} ≤ 0		5.2	9.0	mA
Negative Supply Current	V _{OUT} = GND, Inverting Input = +5 mV		4.6	7.0	mA
Power Consumption	V _{OUT} = GND, Inverting Input = +10 mV		90	150	mW

#### Notes

- 2 The input offset voltage and input offset current are specified for a logic threshold voltage as follows. For 710, 1.8 V at -55°C, 1.4 V at +25°C, 1 0 V at +125°C. For 710C, 1.5 V at 0°C, 1 4 V at +25°C, and 1.2 V at +70°C.
- 3. The response time specified is for a 100 mV input step with 5 mV overdrive.


 $\mu$ A710C Electrical Characteristics  $T_A = 25$  °C, V+ = 12.0 V, V- = -6.0 V unless otherwise specified

Characteristic	Condition (Note 2)	Min	Тур	Max	Unit
Input Offset Voltage	$R_{A} \leq 200 \Omega$		1.6	5.0	mV
Input Offset Current			1.8	5.0	μΑ
Input Bias Current			16	25	μΑ
Voltage Gain		1000	1500		
Output Resistance			200		Ω
Output Sink Current	$\Delta V_{IN} \ge 5 \text{ mV}, V_{OUT} = 0$	1.6	2.5		mA
Response Time (Note 2)			40		ns
The following specifications apply fo	r 0°C ≤ T _A ≤ +70°C	·			
Input Offset Voltage	$R_{S} \leq 200 \Omega$			6.5	mV
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 0$ °C to $T_A = +70$ °C		5.0	20	μV/°C
Input Offset Current				7.5	μA
Average Temperature Coefficient of Input Offset Current	$T_A = 25$ °C to $T_A = +70$ °C $T_A = 25$ °C to $T_A = 0$ °C		15 24	50 100	nA/°C nA/°C
Input Bias Current	T _A = 0°C		25	40	μΑ
Input Voltage Range	V = -7.0 V	±5.0			V
Common Mode Rejection Ratio	$R_A \leq 200 \Omega$	70	98		dB
Differential Input Voltage Range		±5.0			V
Voltage Gain		800			
Output HIGH Voltage	$\Delta V_{\text{IN}} \geq 5 \text{ mV},  O \leq I_{\text{OUT}} \leq 5.0 \text{ mA}$	2.5	3.2	4.0	V
Output LOW Voltage	$\Delta V_{\text{IN}} \geq 5 \text{ mV}$	-1.0	-0.5	0	V
Output Sink Current	$\Delta V_{IN} \geq 5 \text{ mV}, V_{OUT} = 0$	0.5			mA
Positive Supply Current	V _{OUT} ≤ 0		5.2	9.0	mA
Negative Supply Current	V _{OUT} = GND, Inverting Input = +5 mV		4.6	7.0	mA
Power Comsumption	V _{OUT} = GND, Inverting Input = +10 mV		90	150	mW


Notes on preceding page

#### Typical Performance Curves for $\mu$ A710


#### **Voltage Transfer Characteristic**



#### Voltage Gain as a Function of Ambient Temperature




Voltage Gain as a Function of Supply Voltages




#### 5

#### Typical Performance Curves for $\mu$ A710 (Cont.)


# Input Bias Current as a Function of Ambient Temperature




# Input Offset Current as a Function of Ambient Temperature




#### Common Mode Rejection Ratio as a Function of Ambient Temperature




# Power Consumption as a Function of Ambient Temperature




# Output Sink Current as a Function of Ambient Temperature




# Output Voltage Levels as a Function of Ambient Temperature




#### Response Time for Various Input Overdrives



#### Response Time for Various Input Overdrives




#### Common Mode Pulse Response




#### Typical Performance Curves for $\mu$ A710C


**Voltage Transfer Characteristic** 




Voltage Gain as a Function of Ambient Temperature




Voltage Gain as a Function of Supply Voltages




Input Bias Current as a Function of Ambient Temperature




Input Offset Current as a Function of Ambient Temperature




Common Mode Rejection Ratio as a Function of Ambient Temperature




Power Consumption as a Function of Ambient Temperature



Output Sink Current as a Function of Ambient Temperature




Output Voltage Levels as a Function of Ambient Temperature




### 5

#### Typical Performance Curves for $\mu$ A710C (Cont.)


#### Response Time for Various Input Overdrives



# Response Time for Various Input Overdrives



#### **Common Mode Pulse Response**





A Schlumberger Company

### μΑ711 Dual High-Speed Differential Comparator

**Linear Products** 

#### Description


The µA711 is a Dual, Differential Voltage Comparator featuring high accuracy, fast response times, large input voltage range, low power consumption and compatibility with practically all integrated logic forms. When used as a sense amplifier, the threshold voltage can be adjusted over a wide range, almost independent of the integrated circuit characteristics. Independent strobing of each comparator channel is provided, and pulse stretching on the output is easily accomplished. Other applications of the dual comparator include a window discriminator in pulse height detectors and a double-ended limit detector for automatic Go/No-Go test equipment. The  $\mu$ A711. which is similar to the  $\mu$ A710 differential comparator. is constructed using the Fairchild Planar epitaxial process.

- FAST RESPONSE TIME 40 ns TYPICAL
- 5 mV MAXIMUM OFFSET VOLTAGE
- 10 µA MAXIMUM OFFSET CURRENT
- INDEPENDENT COMPARATOR STROBING

#### **Absolute Maximum Ratings**

Positive Supply Voltage	+14 V
Negative Supply Voltage	−7.0 V
Peak Output Current	50 mA
Differential Input Voltage	±5.0 V
Input Voltage	±7.0 V
Strobe Voltage	0 to +6.0 V
Internal Power Dissipation	
(Note 1)	
Metal	500 mW
DIP	670 mW
Operating Temperature Range	
Military (μΑ711)	-55°C to +125°C
Commercial (µA711C)	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Pin Temperature	
Metal Package, Ceramic DIP	
Molded DIP (Soldering, 10 s)	260°C

# Connection Diagram 10-Pin Metal Package




(Top View)

Pin 5 connected to case

A-4	Information	
URORI	miormation	

Туре	Package	Code	Part No.
μ <b>Α711</b>	Metal	5X	μΑ711 <b>ΗΜ</b>
μ <b>Α711</b> C	Metal	5X	μΑ711HC

### Connection Diagram 14-Pin DIP



(Top View)


#### **Order Information**

Type	Package	Code	Part No.
μ <b>A</b> 711	Ceramic DIP	6A	μΑ711DM
μA711C	Ceramic DIP	6A	μA711DC
μA711C	Molded DIP	9A	μΑ711PC

#### Notes

 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the metal package, 8.3 mW/°C for the DIP.

#### **Equivalent Circuit**



 $\mu$ A711 Electrical Characteristics  $T_A = 25$  °C, V+ = 12 V, V- = -6.0 V unless otherwise specified

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$V_{OUT} = +1.4 \text{ V, R}_{S} \le 200 \Omega, V_{CM} = 0$		1.0	3.5	mV
input Onset voltage	$V_{OUT}$ = +1.4 V, $R_{S} \le 200 \Omega$		1.0	5.0	mV
Input Offset Current	V _{OUT} = +1.4 V		0.5	10.0	μΑ
Input Bias Current			25	75	μΑ
Voltage Gain		750	1500		
Response Time (Note 2)			40		ns
Strobe Release Time			12		ns
Input Voltage Range	V- = -7.0 V	±5.0			٧
Differential Input Voltage Range		±5.0			٧
Output Resistance			200		Ω
Output HIGH Voltage	$V_{IN} \ge 10 \text{ mV}$		4.5	5.0	V
Loaded Output HIGH Voltage	$V_{IN} \ge 10 \text{ mV}, I_O = 5 \text{ mA}$	2.5	3.5		٧
Output LOW Voltage	$V_{IN} \ge 10 \text{ mV}$	-1.0	-0.5	0	٧
Strobed Output Level	V _{STROBE} ≤ 0.3 V	-1.0		0	٧
Output Sink Current	$V_{IN} \ge 10 \text{ mV}, V_{OUT} \ge 0$	0.5	0.8		mA
Strobe Current	V _{STROBE} = 100 mV		1.2	2.5	mA
Positive Supply Current	V _{OUT} = Ground, Inverting Input = +5 mV		8.6		mA
Negative Supply Current	V _{OUT} = Ground, Inverting Input = +5 mV		3.9		mA
Power Consumption			130	200	mW

Input Offset Voltage (Note 3)	$R_S \leq 200 \Omega$ , $V_{CM} = 0$			4.5	mV
	$R_{S} \leq 200 \Omega$			6.0	mV
Input Offset Current (Note 3)				20	μΑ
Input Bias Current				150	μΑ
Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
Voltage Gain		500			

#### Notes

- 2 The response time specified (see definitions) is for a 100 mV step input with 5 mV overdrive.
- The input offset voltage is specified for a logic threshold as follows:

711. 1.8 V at -55°C, 1.4 V at +25°C, 1.0 V at +125°C— 711C: 1 5 V at 0°C, 1.4 V at +25°C, 1.2 V at +70°C  $\mu$ A711C Electrical Characteristics  $T_A = 25^{\circ}$ C, V+ = 12 V, V- = -6.0 V unless otherwise specified

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$V_{OUT} = +1.4 \text{ V, R}_{S} \le 200 \Omega, V_{CM} = 0$		1.0	5.0	mV
mpat officer voltage	$V_{OUT}$ = +1.4 V, $R_{S} \le 200 \Omega$		1.0	7.5	mV
Input Offset Current	V _{OUT} = +1.4 V		0.5	15	μΑ
Input Bias Current			25	100	μΑ
Voltage Gain		700	1500		
Response Time (Note 2)			40		ns
Strobe Release Time			12		ns
Input Voltage Range	V- = -7.0 V	± 5.0			V
Differential Input Voltage Range		± 5.0			V
Output Resistance			200		Ω
Output HIGH Voltage	$V_{IN} \ge 10 \text{ mV}$		4.5	5.0	V
Loaded Output HIGH Voltage	$V_{IN} \ge 10 \text{ mV}, I_O = 5 \text{ mA}$	2.5	3.5		V
Output LOW Voltage	$V_{IN} \ge 10 \text{ mV}$	-1.0	-0.5	0	V
Strobed Output Level	V _{STROBE} ≤ 0.3 V	-1.0		0	V
Output Sink Current	$V_{\text{IN}} \geq 10 \text{ mV}, V_{\text{OUT}} \geq 0$	0.5	0.8		mA
Strobe Current	V _{STROBE} = 100 mV		1.2	2.5	mA
Positive Supply Current	V _{OUT} Ground, Inverting Input = +10 mV		8.6		mA
Negative Supply Current	V _{OUT} Ground, Inverting Input = +10 mV		3.9		mA
Power Consumption			130	230	mW

The following specifications apply for  $0^{\circ}C \leq T_{A} \leq +70^{\circ}C$ 

Input Offset Voltage (Note 3)	$R_S \leq 200 \Omega$ , $V_{CM} = 0$			6.0	mV
	$R_{S} \leq 200 \Omega$			10	mV
Input Offset Current (Note 3)				25	μΑ
Input Bias Current				150	μΑ
Temperature Coefficient of Input Offset Voltage			5.0		μV/°C
Voltage Gain		500			


#### Notes

- The response time specified (see definitions) is for a 100 mV step input with 5 mV overdrive.
- The input offset voltage is specified for a logic threshold as follows:


711: 1.8 V at -55°C, 1.4 V at +25°C, 1.0 V at +125°C— 711C: 1.5 V at 0°C, 1.4 V at +25°C, 1.2 V at +70°C

#### **Typical Performance Curves**


### Voltage Transfer Characteristic $\mu$ A711




Voltage Transfer Characteristic μΑ711C




Response Time for Various Input Overdrives




Voltage Gain as a Function of Ambient Temperature




Voltage Gain as a Function of Supply Voltages




Output Pulse Stretching With Capacitive Loading




**Common Mode Pulse Response** 



Input Bias Current as a Function of Ambient Temperature




Strobe Release Time for Various Input Overdrives



#### **Typical Performance Curves (Cont.)**

# Power Consumption as a Function of Ambient Temperature





A Schlumberger Company

# $\mu$ A734 Precision Voltage Comparator

**Linear Products** 

#### Description

The  $\mu$ A734 is a Precision Voltage Comparator constructed on a single silicon chip using the Fairchild Planar epitaxial process. It is specifically designed for high accuracy level sensing and measuring applications. The  $\mu$ A734 is extremely useful for analog-to-digital converters with 12-bit accuracies and one mega-bit conversion rates. Maximum resolution is obtained by high gain, low input offset current, and low input offset voltage. Its superior temperature stability can be improved by offset nulling which further reduces offset voltage drift. Balanced or unbalanced supply operation and standard TTL logic compatibility enhance the  $\mu$ A734 versatility.

- CONSTANT INPUT IMPEDANCE OVER DIFFERENTIAL INPUT RANGE
- HIGH INPUT IMPEDANCE 55 MΩ
- LOW DRIFT-3.5 µV/°C

Pin Temperature (Soldering,


- HIGH GAIN—60 k
- BALANCED OFFSET NULL CAPABILITY
- WIDE SUPPLY VOLTAGE RANGE ±5 V to ±18 V

Absolute Maximum Ratings TA = 25°C unless

**■ TTL COMPATIBLE** 

	specified otherwise
Supply Voltage	± 18 V
Peak Output Current	10 mA
Differential Input Voltage	± 10 V
Input Voltage Range (Note 1)	± 13 V
Voltage Between Offset Null	
and V-	±0.5 V
Internal Power Dissipation	
(Note 2)	
Metal Package	500 mW
Ceramic DIP	670 mW
Operating Temperature Range	
Military (μΑ734)	-55°C to +125°C
Commercial (µA734C)	0°C to +70°C
Storage Temperature Range	
Metal Can, DIP	-65°C to +150°C

# Connection Diagram 10-Pin Metal Package




(Top View)

#### Order Information

Type	Package	Code	Part No.
μA734	Metal	5N	μA734HM
μA734C	Metal	5N	μA734HC

### Connection Diagram 14-Pin DIP



Order Information						
Туре	Package	Code	Part No.			
μΑ734	Ceramic DIP	6A	μΑ734DM			
μΑ734C	Ceramic DIP	6A	μA734DC			

#### Notes


60 s Max)

1. Rating applies for  $\pm$  15 V supplies. For other supply voltages the rating is within 2 V of either supply.

300°C

2 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6 3 mW/°C for metal package, 8 3 mW/°C for DIP.

#### **Equivalent Circuit**



Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_{S} \leq 50 \text{ k}\Omega$		1.1	5.0	mV
Input Offset Current			3.5	25	nA
Input Bias Current			30	100	nA
Input Resistance		7.0	55	1	ΜΩ
Input Capacitance			3.0	<b>†</b>	pF
Offset Voltage Adjustment Range			8.5		mV
Large Signal Voltage Gain	$R_L = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$	35 k	60 k		V/V
Positive Supply Current Output LOW			4.0	5.0	mA
Negative Supply Current Output LOW			1.5	2.0	mA
Power Consumption—Output LOW			82	105	mW
Transient Response	$R_L = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$ 5 mV Overdrive, 100 mV Pulse		200		ns
The following specifications apply fo	$r \circ C \le T_A \le +70 \circ C$				
Input Offset Voltage	$R_{S} \leq 50 \text{ k}\Omega$		1.2	7.5	mV
Input Offset Current			4.0	45	nA
Average Input Offset Voltage Drift Without External Trim	$R_S \le 50 \Omega$		3.5	20	μV/°C
Average Input Offset Current Drift	$T_A = +25$ °C to $+70$ °C		0.02	0.3	nA/°C
	T _A = +25°C to 0°C		0.05	0.75	nA/°C
Input Bias Current				150	nA
Large Signal Voltage Gain	$R_L = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$	25 k			V/V
Input Common Mode Voltage Range		± 10			V
Differential Input Voltage Range		± 10			V
Common Mode Rejection Ratio	$R_{S} \leq 50 \text{ k}\Omega$	70	100		dB
Supply Voltage Rejection Ratio $V_S = \pm 5 V$ to $\pm 18 V$	$R_{S} \leq 50 \text{ k}\Omega$		6.0	100	μV / V
Output HIGH Voltage	$I_{OUT} = 0.080 \text{ mA}$	7.0			V
	$I_{OUT} = 0.080 \text{ mA}, V_8 = +5.0 \text{ V}$	2.4		5.0	V
Output LOW Voltage	I _{SINK} = 3.2 mA			0.4	V
Positive Supply Current Output LOW				7.0	mA
Negative Supply Current Output LOW				2.5	mA
Power Dissipation—Output LOW				145	mW

#### Note

^{3.} Pin numbers refer to metal package.

2.5

145

mΑ

mW

 $\mu$ A734 Electrical Characteristics  $T_A = 25$  °C, Pin 8 tied to +15 V, unless otherwise specified, V  $\pm = \pm$  15 V. (Note 3)

Characteristic	(Note 3)	Min	Тур	Max	Unit
Input Offset Voltage	$R_S \leq 50 \text{ k}\Omega$		0.9	3.0	mV
Input Offset Current	1.13 _ 00 1122		1.5	10	nA
Input Bias Current			28	50	nA
Input Resistance		20	60	+	MΩ
Input Capacitance		- 20	3.0	+	pF
Offset Voltage Adjustment Range		<del></del>	8.5	<del> </del>	mV
Large Signal Voltage Gain	$R_1 = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$	35 k	70 k	-	V/V
Positive Supply Current Output LOW	THE THE REST OF THE STATE OF TH		4.0	5.0	mA
Negative Supply Current Output LOW			1.5	2.0	mA
Power Consumption—Output LOW			82	105	mW
Transient Response	$R_L = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$ 5 mV Overdrive, 100 mV Pulse		200		ns
	$R_{S} \leq 50 \text{ k}\Omega$				mV
Input Offset Voltage	$R_{S} \leq 50 \text{ k}\Omega$		1.1	4.0	mV
Input Offset Current			3.0	20	nA
Average Input Offset Voltage Drift Without External Trim	$R_{S} \leq 50 \text{ k}\Omega$		2.5	15	μV/°C
Average Input Offset Current Drift	$T_A = +25$ °C to $+125$ °C $T_A = +25$ °C to $-55$ °C		0.01 0.05	0.1 0.4	nA/°C nA/°C
Input Bias Current				150	nA
Large Signal Voltage Gain	$R_L = 1.5 \text{ k}\Omega \text{ to } +5.0 \text{ V}$	25 k			V/V
Input Common Mode Voltage Range		± 10			V
Differential Input Voltage Range		± 10			V
Common Mode Rejection Ratio	$R_{\rm S} \leq$ 50 k $\Omega$	70	100		dB
Supply Voltage Rejection Ratio $V_S = \pm 5 \text{ V to } \pm 18 \text{ V}$	$R_{S} \leq 50 \text{ k}\Omega$		5.0	100	μV/V
Output HIGH Voltage	I _{OUT} = 0.080 mA I _{OUT} = 0.080 mA, V ₈ = +5.0 V	7.0 2.4		5.0	V V
Output LOW Voltage	I _{SINK} = 3.2 mA			0.4	V
Positive Supply Current Output LOW				7.0	mA

#### Note

**Negative Supply Current** 


Power Dissipation—Output LOW

**Output LOW** 


^{3.} Pin numbers refer to metal package.

#### Typical Performance Curves For µA734 and µA734C


Transfer Characteristics




Un-Nulled Input Offset Voltage vs. Ambient Temperature




Input Offset Voltage Change vs. Ambient Temperature Nulled to Zero at 25°C




Input Bias Current vs. Ambient Temperature




Input Bias Current vs.
Differential Input Voltage




Input Offset Current vs. Ambient Temperature




Output High Voltage vs. Supply Voltage and Ambient Temperature



Output Low Voltage vs.
Supply Voltage and Ambient
Temperature




Output Voltage Low vs. Sink Current




#### 5

#### Typical Performance Curves for $\mu$ A734 and $\mu$ A734C (Cont.)


## Voltage Gain vs. Ambient Temperature




# Voltage Gain vs. Supply Voltage




#### Positive and Negative Supply Currents vs. Ambient Temperature




#### Response Time For Various Input Overdrives




#### Response Time For Various Input Overdrives




Input Offset Voltage Drift vs. Time




#### Response Time For Various Input Overdrives



#### Response Time For Various Input Overdrives




# Stabilization Time of Input Offset Voltage From Power Turn-On




#### Typical Performance Curves for $\mu$ A734 and $\mu$ A734C (Cont.)


#### Response Time For Various Input Overdrives




#### Response Time For Various Input Overdrives



#### Thermal Response of Input Offset Voltage To Step Change of Case Temperature




#### Common Mode Rejection Ratio vs. Ambient Temperature




#### **Test Circuits**

#### **Offset Null Circuit**




#### **AC Test Circuit**




#### **Typical Applications**

#### **Strobe Circuitry**




#### **Alternate Strobe Circuitry**



* ½ 9944

#### Typical Applications (Cont.)


#### **Level Detector With Hysteresis**



$$R_S = \frac{R_1 R_2}{R_1 + R_2}$$
 for minimum offset


$$V_{HYS} = \frac{R_1 [V_{O MAX} - V_{O MIN}]}{R_1 + R_2}$$

#### **High Power Output Circuits**





#### Typical Applications (Cont.)


#### Precision Dual Limit Go No Go Tester



#### **Voltage Controlled Oscillator**








$$\frac{\mathsf{V_{IN}}}{|\mathsf{V_{REF}}|\mathsf{R_1}\,\mathsf{C_1}}$$

$$R_2 C_2 > \frac{|V_{REF}|C_1}{|DSS|}$$

#### Free Running Oscillator







*Adjusts 
$$\frac{T_1}{T_2}$$

#### Typical Applications (Cont.)


#### Frequency Divider and Staircase Generator






T in Seconds  $$V_D$$  for FJT 1000  $\approx 0\,31\,V$ 

#### **Pulse Width Discriminator**






V_{OUT} Pulse Appears

Whenever T 
$$> \frac{R C V_2}{V_1}$$

#### Phase Meter





**μ**Α760 High-Speed **Differential Comparator** 


**Linear Products** 

#### Description

The µA760 is a Differential Voltage Comparator offering considerable speed improvement over the µA710 family and operation from symmetric supplies of from  $\pm$  4.5 V to  $\pm$  6.5 V. The  $\mu$ A760 can be used in high-speed analog-to-digital conversion systems and as a zero crossing detector in disc file and tape amplifiers. The µA760 output features balanced rise and fall times for minimum skew and close matching between the complementary outputs. The outputs are TTL compatible with a minimum sink capability of two gate loads.

- GUARANTEED HIGH SPEED 25 ns MAX
- GUARANTEED DELAY MATCHING ON **BOTH OUTPUTS**
- COMPLEMENTARY TTL COMPATIBLE OUTPUTS
- **HIGH SENSITIVITY**
- STANDARD SUPPLY VOLTAGES

#### **Connection Diagram** 14-Pin DIP




(Top View)

#### Order Information

Туре	Package	Code	Part No.
μΑ760	Ceramic DIP	6A	μΑ760DM
μΑ760C	Ceramic DIP	6A	μΑ760DC

#### **Connection Diagram** 8-Pin Metal Package



(Top View)


No.

Pin 4 connected to case

#### **Order Information**

Туре	Package	Code	Part No.
μΑ760	Metal	5W	μΑ760 <b>ΗΜ</b>
μ <b>Α760</b> C	Metal	5 <b>W</b>	μΑ760HC

#### **Connection Diagram** 8-Pin DIP




#### **Order Information**

Type	Package	Code	Part No.
μΑ760	Ceramic DIP	6T	μA760RM
μΑ760C	Ceramic DIP	6T	μA760RC

**Absolute Maximum Ratings Operating Temperature Range** Positive Supply Voltage +8 V Military (µA760) -55°C to 125°C Negative Supply Voltage Commercial (µA760C) -8 V 0°C to 70°C **Peak Output Current** 10 mA Storage Temperature Range Differential Input Voltage ±5 V Metal and Ceramic DIP -65°C to 150°C Input Voltage  $V+ \geq V_{IN} \geq V-$ Molded DIP -55°C to 125°C Internal Power Dissipation Pin Temperature (Soldering) (Note 1) Metal and Ceramic DIP Metal Package 500 mW (60 s) 300°C DIP 670 mW Molded DIP 260°C

#### **Equivalent Circuit**



#### Note

Ratings applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for metal package and 8.3 mW/°C for the ceramic DIP. For molded DIP, derate at 6.7 mW/°C above 30°C ambient temperature.

 $\mu$ A760 Electrical Characteristics  $V_S = \pm 4.5 \text{ V}$  to  $\pm 6.5 \text{ V}$ ,  $T_A = -55 ^{\circ}\text{C}$  to  $\pm 125 ^{\circ}\text{C}$ ,  $T_A = 25 ^{\circ}\text{C}$  for typical figures unless otherwise specified.

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_{S} \leq 200 \Omega$		1.0	6.0	mV
Input Offset Current			0.5	7.5	μΑ
Input Bias Current			8.0	60	μΑ
Output Resistance (either output)	V _{OUT} = V _{OH}		100		Ω
	(Note 2), T _A = 25°C		18	30	ns
Response Time	(Note 3), T _A = 25°C			25	ns
	(Note 4)		16		ns
Response Time Difference between Outputs	(Note 2), T _A = 25°C (Note 2), T _A = 25°C (Note 2), T _A = 25°C (Note 2), T _A = 25°C			5.0 5.0 7.5 7.5	ns ns ns
Input Resistance	f = 1 MHz		12		kΩ
Input Capacitance	f = 1 MHz		8.0		pF
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = -55^{\circ}C$ to $T_A = +125^{\circ}C$		3.0		μV/°C
Average Temperature Coefficient of Input Offset Current	$T_A = 25^{\circ}C \text{ to } T_A = +125^{\circ}C$ $T_A = 25^{\circ}C \text{ to } T_A = -55^{\circ}C$		2.0 7.0		nA/°C nA/°C
Input Voltage Range	$V_S = \pm 6.5 \text{ V}$	± 4.0	±4.5		V
Differential Input Voltage Range			±5.0		V
Output HIGH Voltage (either output)	$0 \le I_{OUT} \le 5.0 \text{ mA}$ $V_S = \pm 5.0 \text{ V}$ $I_{OUT} = 80 \mu\text{A}, V_S = \pm 4.5 \text{ V}$	2.4 2.4	3.2 3.0		V
Output LOW Voltage (either output)	I _{SINK} = 3.2 mA		0.25	0.4	V
Positive Supply Current	$V_S = \pm 6.5 \text{ V}$		18	32	mA
Negative Supply Current	V _S = ±6.5 V		9.0	16	mA

#### Notes

- Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output
- 3. Response time measured from the 50% point of a 2  $V_{pk-pk}$  10 MHz sinusoidal input to the 50% point of the output
- Response time measured from the start of a 100 mV input step with 5 mV overdrive to the time when the output crosses the logic threshold.

#### μA760C

 $V_S=\pm 4.5$  V to 6.5 V,  $T_A=0^{\circ}C$  to 70°C,  $T_A=25^{\circ}C$  for typical figures unless otherwise specified. **Electrical Characteristics** 


Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_S \leq 200 \Omega$		1.0	6.0	mV
Input Offset Current			0.5	7.5	μΑ
Input Bias Current			8.0	60	μΑ
Output Resistance (either output)	V _{OUT} = V _{OH}		100		Ω
Response Time	(Note 2), T _A = 25°C (Note 3), T _A = 25°C (Note 4)		18 16	30 25	ns ns ns
Response Time Difference between Outputs	(Note 2), T _A = 25°C (Note 2), T _A = 25°C (Note 2), T _A = 25°C (Note 2), T _A = 25°C			5.0 5.0 10	ns ns ns
Input Resistance	f = 1 MHz		12		kΩ
Input Capacitance	f = 1 MHz		8.0		ρF
Average Temperature Coefficient of Input Offset Voltage	$R_S = 50 \Omega$ , $T_A = 0$ °C to $T_A = +70$ °C		3.0		μV/°C
Average Temperature Coefficient of Input Offset Current	$T_A = 25^{\circ}C \text{ to } T_A = +70^{\circ}C$ $T_A = 25^{\circ}C \text{ to } T_A = 0^{\circ}C$		5.0 10		nA/°C nA/°C
Input Voltage Range	$V_{S} = \pm 6.5 \text{ V}$	± 4.0	± 4.5		٧
Differential Input Voltage Range			±5.0		
Output HIGH Voltage (either output)	$0 \le I_{OUT} \le 5.0 \text{ mA}$ $V_S = \pm 5.0 \text{ V}$ $I_{OUT} = 80 \mu\text{A}, V_S = \pm 4.5 \text{ V}$	2.4 2.5	3.2 3.0		v v
Output LOW Voltage (either output)	I _{SINK} = 3.2 mA		0.25	0.4	V
Positive Supply Current	$V_{S} = \pm 6.5 \text{ V}$		18	34	mA
Negative Supply Current	$V_{S} = \pm 6.5 \text{ V}$		9.0	16	mA

#### **Notes**


- 2. Response time measured from the 50% point of a 30 mVp-p 10 MHz sinusoidal input to the 50% point of the output.
- 3 Response time measured from the 50% point of a 2  $V_{pk-pk}$ 10 MHz sinusoidal input to the 50% point of the output.
- 4. Response time measured from the start of a 100 mV input step with 5 mV overdrive to the time when the output crosses the logic threshold.

#### **Typical Performance Curves**


#### Response Time for Various Input Overdrives




Response Time for Various Input Overdrives




Response Time as a Function of Input Voltage




# Response Time as a Function of Input Voltage




#### Voltage Transfer Characteristic




#### **Voltage Transfer Characteristic**




#### Voltage Gain as a Function of Supply Voltage



Voltage Gain as a Function of Ambient Temperature




Input Bias Current as a Function of Ambient Temperature




#### 5

#### Typical Performance Curves (Cont.)


#### Input Offset Current as a **Function of Ambient Temperature**




Response Time as a **Function of Ambient Temperature** 




**Output Voltage Levels as a Function of Ambient Temperature** 




Rise Time as a **Function of Capacitive Load** 




Fall Time as a **Function of Capacitive Load** 



Input Bias Current as a **Function of Differential Input Voltage** 




#### Common Mode Range as a **Function of Supply Voltage**




#### **Typical Applications**


#### **Fast Positive Peak Detector**



#### **Level Detector with Hysteresis**




#### **Zero Crossing Detector**



Total Delay = 30 ns Input frequency = 300 Hz to 3 MHz Minimum input voltage = 20 mVpk-pk

#### Line Receiver With High Common Mode Range




Common mode range =  $\pm 4 \times \frac{RS}{50} \text{ V}$ 

Differential input sensitivity =  $5 \times \frac{RS}{50}$  mV

P₁ must be adjusted for optimum common mode rejection.

For R_S = 200  $\Omega$ Common mode range =  $\pm$  16 V Sensitivity = 20 mV

#### High-Speed 3-Bit A/D Converter



Input voltage range: 3.5 V Typical conversion speed: 30 ns

# FAIRCHILD

A Schlumberger Company

### $\mu$ A111 • $\mu$ A311 Voltage Comparators

**Linear Products** 

#### DESCRIPTION


The  $\mu$ A111 and  $\mu$ A311 are monolithic, low input current Voltage Comparators, each constructed using the Fairchild Planar epitaxial process. The µA111 series operates from the single 5 V integrated circuit logic supply to the standard  $\pm$  15 V operational amplifier supplies. The µA111 series is intended for a wide range of applications including driving lamps or relays and switching voltages up to 50 V at currents as high as 50 mA. The output stage is compatible with RTL, DTL. TTL and MOS logic. The input stage current can be raised to increase input slew rate.

- LOW INPUT BIAS CURRENT 150 nA MAX (111), 250 nA MAX (311)
- LOW INPUT OFFSET CURRENT 20 nA MAX (111), 50 nA MAX (311)
  - DIFFERENTIAL INPUT VOLTAGE ±30 V
- **POWER SUPPLY VOLTAGE SINGLE 5.0 V** SUPPLY TO ± 15 V
- OFFSET VOLTAGE NULL CAPABILITY
- STROBE CAPABILITY

#### **Absolute Maximum Ratings** Voltage Between V+ and V-

voitage Between v+ and v-	
Terminals	36 V
Output to V- (µA111)	50 V
(μA311)	40 V
Ground to V-	30 V
Differential Input Voltage	±30 V
Input Voltage (Note 1)	± 15 V
Internal Power Dissipation	
(Note 2)	500 mW
Output Short-Circuit Duration	10 s
Storage Temperature Range	
Metal and	
Ceramic DIP	-65°C to +150°C
Molded DIP	-55°C to +125°C
Operating Temperature Range	
Military (μΑ111)	-55°C to +125°C
Commercial (µA311)	0°C to +70°C
Pin Temperature (Soldering)	
Metal and Ceramic (60 s)	300°C
Molded (10 s)	260°C

#### **Connection Diagram** 8-Pin Metal Package




(Top View)

#### Order Information

Туре	Package	Code	Part No.
μA111	Metal	5W	μA111HM
μΑ311	Metal	5 <b>W</b>	μA311HC

#### **Connection Diagram** 8-Pin Mini DIP




Orger in	ormation		
Type	Package	Code	Part No.
μ <b>Α</b> 111	Ceramic DIP	6T	μA111RM
μA311	Ceramic DIP	6T	μA311RC
μA311	Molded DIP	9T	μA311TC

#### Notes

- 1 This rating applies for  $\pm$  15 V supplies. The positive input voltage limit is 30 V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30 V below the positive supply, whichever is less.
- 2. Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mV/°C to Metal Package. 8.3 mW/°C for mini DIP.

#### **Equivalent Circuit**



 $\mu$ A111 Electrical Characteristics  $V_S = \pm$  15 V,  $T_A = -55^{\circ}$ C to  $\pm$ 125°C unless otherwise specified. (Note 3)

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage (Note 4)	$T_A = 25$ °C, $R_S \le 50 \text{ k}\Omega$		0.7	3.0	mV
Input Offset Current (Note 4)	T _A = 25°C		4.0	10	nA
Input Bias Current	T _A = 25°C		60	100	nA
Voltage Gain	T _A = 25°C		200		V/mV
Response Time (Note 5)	T _A = 25°C		200		ns
Saturation Voltage	$V_{IN} \le -5 \text{ mV}, I_{OUT} = 50 \text{ mA}$ $T_A = 25^{\circ}\text{C}$		0.75	1.5	v
Strobe On Current	T _A = 25°C		3.0		mA
Output Leakage Current	$V_{IN} \ge 5 \text{ mV}, V_{OUT} = 35 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$		0.2	10	nA
Input Offset Voltage (Note 4)	$R_S \leq 50 \text{ k}\Omega$			4.0	mV
Input Offset Current (Note 4)				20	nA
Input Bias Current				150	nA
Input Voltage Range			± 14		V
Saturation Voltage	$V^{+} \ge 4.5 \text{ V}, V^{-} = 0$ $V_{IN} \le -6 \text{ mV}, I_{SINK} \le 8 \text{ mA}$		0.23	0.4	v
Output Leakage Current	$V_{IN} \ge 5$ mV, $V_{OUT} = 35$ V		0.1	0.5	μΑ
Positive Supply Current	T _A = 25°C		5.1	6.0	mA
Negative Supply Current	T _A = 25°C		4.1	5.0	mA

Notes on following pages.

 $\mu$ A311 Electrical Characteristics  $V_S = \pm 15$  V,  $T_A = 0$ °C to + 70°C unless otherwise specified. (Note 3)


Characteric	Condition	Min	Тур	Max	Unit
Input Offset Voltage (Note 4)	$T_A = 25$ °C, $R_S \le 50 \text{ k}\Omega$		2.0	7.5	mV
Input Offset Current (Note 4)	T _A = 25°C		6.0	50	nA
Input Bias Current	T _A = 25°C		100	250	nA
Voltage Gain	T _A = 25°C		200		V/mV
Response Time (Note 5)	T _A = 25°C		200		ns
Saturation Voltage	$V_{IN} \le -10$ mV, $I_{OUT} = 50$ mA $T_A = 25$ °C		0.75	1.5	v
Strobe On Current	T _A = 25°C		3.0		mA
Output Leakage Current	$V_{IN} \ge 10 \text{ mV}, V_{OUT} = 35 \text{ V}$ $T_A = 25 ^{\circ}\text{C}$		0.2	50	nA
Input Offset Voltage (Note 4)	$R_{S} \leq 50 \text{ k}\Omega$			10	mV
Input Offset Current (Note 4)				70	nA
Input Bias Current				300	nA
Input Voltage Range			± 14		V
Saturation Voltage	$V^{+} \ge 4.5 \text{ V}, V^{-} = 0$ $V_{IN} \le -10 \text{ mV}, I_{SINK} \le 8 \text{ mA}$		0.23	0.4	v
Positive Supply Current	T _A = 25°C		5.1	7.5	mA
Negative Supply Current	T _A = 25°C		4.1	5.0	mA

#### Notes


- 3. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5 V supply up to  $\pm$  15 V supplies.
- The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply
- with a 1 mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
- 5 The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

#### Typical Performance Curves for $\mu$ A111


# Input Bias Current as a Function of Temperature



Input Offset Current as a Function of Temperature




Offset Voltage as a Function of Input Resistance




*Pins 5, 6 and 8 are shorted.

#### Typical Performance Curves for µA111


# Input Bias Current as a Function of Differential Input Voltage




## Common Mode Limits as a Function of Temperature




# Output Voltage as a Function of Differential Input Voltage




# Output Saturation Voltage as a Function of Output Current



# Supply Current as a Function of Temperature




# Leakage Current as a Function of Temperature




#### Typical Performance Curves for $\mu$ A311

### Input Bias Current as a Function of Temperature




### Input Offset Current as a Function of Temperature



### Function of Input Resistance

Offset Voltage as a




*Pins 5, 6 and 8 are shorted.

^{*}Pins 5, 6 and 8 are shorted.


#### 5

#### Typical Performance Curves for $\mu$ A311 (Cont.)


# Input Bias Current as a Function of Differential Input Voltage




# Common Mode Limits as a Function of Temperature




# Output Voltage as a Function of Differential Input Voltage




# Saturation Voltage as a Function of Current



## Supply Current as a Function of Temperature




### Leakage Currents as a Function of Temperature




#### **Typical Applications**

#### **Offset Null Circuit**




#### **Strobe Circuit**



### Typical Applications (Cont.)


### **Increasing Input Stage Current**



#### Note


*Increases typical common mode slew rate from 7.0 V/ $\mu$ s to 18 V/ $\mu$ s.

### Adjustable Low Voltage Reference Supply




*Solid tantalum

### **Positive Peak Detector**




*Solid tantalum

### Zero Crossing Detector Driving MOS Logic




*Solid tantalum

### **Negative Peak Detector**



*Solid tantalum


### **Digital Transmission Isolator**



### 5


### Typical Applications (Cont.)

### Strobing of Both Input And Output Stages




*Typical input current is 50 pA with inputs strobed off.

### **Precision Photodiode Comparator**




*R2 sets the comparison level.
At comparison, the photodiode has
less than 5 mV across it, decreasing
leakages by an order of magnitude

### **Relay Driver with Strobe**




*Absorbs inductive kickback of relay and protects IC from severe voltage transients on V++ line.

### **Switching Power Amplifier**



### **Switching Power Amplifier**





A Schlumberger Company

## μΑ139 • μΑ239 • μΑ339 μΑ2901 • μΑ3302 Quad Comparators


**Linear Products** 

### Description

The  $\mu$ A139 series consists of four independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected pnp input stages allow the input common-mode voltage to include ground.


- SINGLE SUPPLY OPERATION +2.0 V TO +36 V
- DUAL SUPPLY OPERATION  $\pm$  1.0 V TO  $\pm$  18 V
- ALLOW COMPARISON OF VOLTAGES NEAR GROUND POTENTIAL
- LOW CURRENT DRAIN 800 µA TYP
- **COMPATIBLE WITH ALL FORMS OF LOGIC**
- LOW INPUT BIAS CURRENT 25 nA TYP
- LOW INPUT OFFSET CURRENT ±5 nA TYP
- LOW OFFSET VOLTAGE ±2 mV

### Connection Diagram 14-Pin DIP



(Top View)

### **Schematic Diagram**



Order Info	rmation		
Type	Package	Code	Part No.
μA 139A	Ceramic DIP	6A	μA139ADM
μA 139	Ceramic DIP	6A	μA139DM
μA239A	Ceramic DIP	6A	μA239ADC
μA239A	Molded DIP	9A	μA239APC
μA239	Ceramic DIP	6A	μ <b>A239DC</b>
μΑ239	Molded DIP	9A	μ <b>Α239P</b> C
μΑ339Α	Ceramic DIP	6A	μA339ADC
μΑ339Α	Molded DIP	9A	μA339APC
μΑ339	Ceramic DIP	6A	μA339DC
μΑ339	Molded DIP	9A	μ <b>Α339</b> PC
μA2901	Ceramic DIP	6A	μA2901DC
μA2901	Molded DIP	9A	μA2901PC
μA3302	Ceramic DIP	6A	μA3302DC
μA3302	Molded DIP	9A	μA3302PC

### **Absolute Maximum Ratings**

	μΑ 139/ μΑ239/ μΑ339	_
	μΑ139Α/μΑ239Α/μΑ339Α μΑ2901	A μ <b>Α3302</b>
	,	<b>,</b>
Supply Voltage, V+	36 V or ± 18 V	28 V or ± 14 V
Differential Input Voltage	36 V	28 V
Input Voltage Range	-0.3 V to +36 V	-0.3 V to +28 V
Power Dissipation (Note 1) 9A, 6A	1 W	1 W
Output Short Circuit to GND, (Note 2)	Continuous	Continuous
Input Current ( $V_{IN} < -0.3 V$ ), (Note 3)	50 mA	50 mA
Operating Temperature Range		
μΑ339, μΑ339Α	0°C to +70°C	
μΑ239, μΑ239Α	-25°C to +85°C	
μΑ139, μΑ139Α	-55°C to +125°C	
μΑ2901, μΑ3302	-40°C to +85°C	
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Pin Temperature (Soldering)		
Ceramic DIP (60 s)	300°C	300°C
Molded DIP (10 s)	260°C	260°C

.. A 120 / .. A 220 / .. A 220

### Factors Important to Maximum Ratings and Electrical Characteristics

- 1. For operating at high temperatures, the  $\mu$ A339/ $\mu$ A339A,  $\mu$ A2901,  $\mu$ A3302 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 125°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The  $\mu$ A139 and  $\mu$ A139A must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small ( $P_D \leq$  100 mW), provided the output transistors are allowed to saturate.
- Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent of the magnitude of V+
- 3. This input current will exist only when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input pnp transistors becoming forward biased and thereby acting as input diode clamps. In addition to diode action, there is also lateral npn parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level or to ground for a large over-drive, for the time duration that an input is driven negative. This is not destructive and normal output states will reestablish when the input voltage, which is negative, again returns to a value greater than -0.3 V.
- 4. These specifications apply for V+ = 5.0 V and  $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ , unless otherwise stated. With the  $\mu\text{A}239/\mu\text{A}239\text{A}$ , all temperature specifications are limited to

- $-25^{\circ}C \leq T_{A} \leq +85^{\circ}C,$  the  $\mu A339/\mu A339A$  temperature specifications are limited to  $0^{\circ}C \leq T_{A} \leq -70^{\circ}C,$  and the  $\mu A2901,$   $\mu A3302$  temperature range is  $-40^{\circ}C \leq T_{A} \leq +85^{\circ}C.$
- 5 The direction of the input current is out of the IC due to the pnp input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- 6 The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V⁺ - 1 5 V, but either or both inputs can go to +30 V without damage.
- 7 The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained; see typical performance characteristics section
- 8 Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V or 0.3 V below the magnitude of the negative power supply, if used.
- 9 At output switch point, V_O  $\simeq$  1.4 V, R_S = 0  $\Omega$  with V+ from 5 V; and over the full input common-mode range 0 V to V+ -1 5 V.
- 10 For input signals that exceed V_{CC}, only the overdriven comparator is affected. With a 5 V supply, V_{IN} should be limited to 25 V maximum and a limiting resistor should be used on all inputs that might exceed the positive supply

Electrical Characteristics V+=5 V (Note 4)

		μ <b>Α</b> 1	39A		μΑ239Α, μΑ339Α			μ <b>Α</b> 1			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	T _A = 25°C (Note 9)		± 1.0	± 2.0		± 1.0	± 2.0		± 2.0	± 5.0	mV
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, T _A = 25°C (Note 5)		25	100		25	250		25	100	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)},$ $T_A = 25^{\circ}C$		± 5.0	± 25		±5.0	± 50		± 5.0	± 25	nA
Input Common-Mode Voltage Range	T _A = 25°C (Note 6)	0		V+ -1.5	0		V+ -1.5	0		V+ -1.5	٧
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ °C		0.8	2.0		0.8	2.0		0.8	2.0	mA
	$R_L = \infty$ , V+ = 30 V, $T_A = 25$ °C										
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$ , V+ = 15 V, (To Support Large V _O Swing) T _A = 25°C	50	200		50	200			200		V/mV
Large Signal Response Time	$\begin{split} &V_{IN} = \text{TTL Logic Swing,} \\ &V_{ref} = 1.4 \text{ V,} \\ &V_{RL} = 5.0 \text{ V,} \\ &R_L = 5.1 \text{ k}\Omega, \\ &T_A = 25^{\circ}\text{C} \end{split}$		300			300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V},$ $R_{L} = 5.1 \text{ k}\Omega,$ $T_{A} = 25^{\circ}\text{C (Note 7)}$		1.3			1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $V_{O} \le 1.5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.0	16		6.0	16		6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $I_{SINK} \le 4.0 \text{ mA},$ $I_{A} = 25^{\circ}\text{C}$		250	400		250	400		250	400	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V},$ $V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$			200			200			200	nA
Input Offset Voltage	(Note 9)			4.0			4.0			9.0	mV
Input Offset Current	I _{IN(+)} - I _{IN(-)}			± 100			± 150			± 100	nΑ
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			300			400			300	nA
Input Common-Mode Voltage Range		o		V+ -2.0	o		V+ -2.0	0		V+ -2.0	v
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $I_{SINK} \le 4 \text{ mA}$			700			700			700	mV
Output Leakage Current	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $V_{O} = 30 \text{ V}$			1.0			1.0			1.0	μΑ
Differential Input Voltage	Keep all $V_{INs} \ge 0 \text{ V}$ (or V-, if used) (Note 8)			V+			V+			36	v

Notes on following page


Electrical Characteristics V+ = 5 V (Note 4)

		μ <b>Α2</b>	39, μ <b>Α</b>	339	μ <b>Α2</b>	901		μ <b>A3302</b>			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	T _A = 25°C (Note 9)		± 2.0	±5.0		± 2.0	± 7.0		± 3.0	±20	mV
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, T _A = 25°C (Note 5)		25	250		25	250		25	500	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)},$ $T_A = 25^{\circ}C$		±5.0	± 50		±5.0	± 50		±5.0	± 100	nA
Input Common-Mode Voltage Range	T _A = 25°C (Note 6)	o		V+ -1.5	0		V+ -1.5	0		V+ -1.5	v
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ °C		0.8	2.0		0.8	2.0		0.8	2.0	mA
	$R_L = \infty$ , V+ = 30 V, $T_A = 25$ °C					1.0	2.5				
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$ , V+ = 15 V, To Support Large V _O Swing, T _A = 25°C		200		25	100		2	30		V/mV
Large Signal Response Time	$\begin{split} &V_{IN} = \text{TTL Logic} \\ &\text{Swing, V}_{\text{ref}} = 1.4 \text{ V,} \\ &V_{RL} = 5.0 \text{ V,} \\ &R_{L} = 5.1 \text{ k}\Omega, \\ &T_{A} = 25^{\circ}\text{C} \end{split}$		300			300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V},$ $R_{L} = 5.1 \text{ k}\Omega,$ $T_{A} = 25^{\circ}\text{C (Note 7)}$		1.3			1.3			1.3		μS
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $V_{O} \le 1.5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.0	16		6.0	16		2.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, \ V_{IN(+)} = 0, \ I_{SINK} \le 4.0 \text{ mA}, \ T_A = 25^{\circ}\text{C}$		250	400			400		250	500	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V},$ $V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V},$ $T_{A} = 25^{\circ}\text{C}$			200			200			200	nA
Input Offset Voltage				9.0		9.0	15			40	mV
Input Offset Current	I _{IN(+)} - I _{IN(-)}			± 150		50	200			300	nΑ
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			400		200	500			1000	nA
Input Common-Mode Voltage Range		0		V+ -2.0	0		V+ -2.0	0		V+ -2.0	v
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $I_{SINK} \le 4 \text{ mA}$			700		400	700			700	mV
Output Leakage Current	$V_{IN(-)} \ge 1.0 \text{ V},$ $V_{IN(+)} = 0,$ $V_{O} = 30$			1.0			1.0			1.0	μΑ
Differential Input Voltage	Keep all $V_{INs} \ge 0 V$ (or $V-$ , if used) (Note 8)			36			V+			v+	v


Notes on following page

### Typical Performance Curves for $\mu$ A139/ $\mu$ A239/ $\mu$ A339/ $\mu$ A139A, $\mu$ A239A/ $\mu$ A339A/ $\mu$ A3302


### **Supply Current**




**Input Current** 




**Output Saturation Voltage** 



# Response Time for Various Input Overdrives — Negative Transition




# Response Time for Various Input Overdrives — Positive Transition




### 5

### Typical Performance Curves for $\mu$ A2901


### **Supply Current**




Input Current




**Output Saturation Voltage** 



# Response Time for Various Input Overdrives—Negative Transition



# Response Time for Various Input Overdrives — Positive Transition



### **Application Information**

The µA139 series are high-gain, wide-bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard pc board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to < 10 k $\Omega$ reduces the feedback signal levels and finally, adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input/output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required.

All pins of any unused comparators should be grounded.

The bias network of the  $\mu$ A139 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of 2 V to 30 V.


It is usually unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V+ without damaging the device. Protection should be provided to prevent the input voltages from going more negative than -0.3 V (at 25°C). An input clamp diode can be used as shown in the applications section.


The output of the  $\mu$ A139 series is the uncommitted collector of a grounded-emitter npn output transistor. Many collectors can be tied together to provide wired-OR output function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the  $\mu$ A139 package. The output can also be used as a simple SP/ST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V+) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60  $\Omega$  saturation resistance of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

### Typical Applications (V+ = 15 V)


#### AND Gate




### **OR Gate**



### **Monostable Multivibrator**




### **Bistable Multivibrator**




### Typical Applications (V+ = 15 V) (Cont.)

### Monostable Multivibrator with Input Lock-Out




### **Time Delay Generator**




### Typical Applications (V+ = 15 V) (Cont.)


### **Squarewave Oscillator**




### Large Fan-In AND Gate



### **Wired-OR Outputs**



### **Pulse Generator**





A Schlumberger Company

### $\mu$ A 193/293/393/2903 Low-Power, Low-Offset Dual Comparators

Linear Products

### **Description**

The  $\mu$ A193 series consists of two independent precision voltage comparators designed specifically to operate from a single power supply. Operation from split power supplies is also possible and the low power supply current drain is independent of the supply voltage range. Darlington connected pnp input stage allows the input common-mode voltage to include ground.


- SINGLE SUPPLY OPERATION +2.0 V TO +36 V
- DUAL SUPPLY OPERATION ± 1.0 V TO ± 18 V
- ALLOW COMPARISON OF VOLTAGES NEAR GROUND POTENTIAL
- LOW CURRENT DRAIN 400 µA TYP
- COMPATIBLE WITH ALL FORMS OF LOGIC
- LOW INPUT BIAS CURRENT 25 nA TYP
- LOW INPUT OFFSET CURRENT ±5 nA TYP
- LOW OFFSET VOLTAGE ±2 mV

### **Absolute Maximum Ratings**

Supply Voltage, V+	36 V or $\pm$ 18 V
Differential Input Voltage	36 V
Input Voltage Range	-0.3 V to +36 V
Power Dissipation (Note 1)	
9T, 6T	800 mW
Output Short-Circuit to GND,	
(Note 2)	Continuous
Input Current ( $V_{IN} < -0.3 V$ ),	
(Note 3)	50 mA
Operating Temperature Range	
μΑ393, μΑ393Α	0°C to +70°C
μΑ293, μΑ293Α	-25°C to +85°C
μΑ193, μΑ193Α	-55°C to +125°C
μA2903	-40°C to +85°C
Storage Temperature Range	-65°C to +150°C
Pin Temperature	
Hermetic DIP,	300°C

Metal Package (Soldering 60 s) Molded DIP (Soldering, 10 s)

### Connection Diagram 8-Pin DIP




(Top View)

### Order Information

Older IIIIO	imation		
Type	Package	Code	Part No.
μA 193A	Ceramic DIP	6T	μA 193ARM
μA 193	Ceramic DIP	6T	μA 193RM
μA293A	Ceramic DIP	6T	μA293ARC
μA293A	Molded DIP	9T	μA293ATC
μA293	Ceramic DIP	6T	μA293RC
μ <b>A29</b> 3	Molded DIP	9T	μA293TC
μA393A	Ceramic DIP	6T	μA393ARC
μA393A	Molded DIP	9T	μA393ATC
μA393	Ceramic DIP	6T	μA393RC
μA393	Molded DIP	9T	μ <b>Α393T</b> C
μA2903	Ceramic DIP	6T	μA2903RC
μA2903	Molded DIP	9T	μA2903TC

- 1 For operating at high temperatures, the  $\mu$ A393/ $\mu$ A393A,  $\mu$ A2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The  $\mu$ A193 and  $\mu$ A193A must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "ON-OFF" characteristic of the outputs keeps the chip dissipation very small ( $P_D \leq 100$  mW), provided the output transistors are allowed to saturate
- 2 Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20 mA independent to the magnitude of V+.
- 3 This input current will exist only when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input pnp transistors becoming forward biased and thereby acting as input diode clamps. In addition to the diode action, there is also lateral npn parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level (or to ground for a large overdrive) for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which is negative, again returns to a value greater than -0.3 V

### Circuit Schematic (1/2 of Circuit Shown)



### $\mu$ A193/A, $\mu$ A293A, and $\mu$ A393A Electrical Characteristics V+ = 5 V (Note 4)

		μ <b>Α</b> 1	93A		μΑ293Α, μΑ393			μΑ193			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	T _A = 25°C, (Note 9)		± 1.0	±2.0		± 1.0	± 2.0		± 2.0	± 5.0	mV
Input Bias Current	$I_{\text{IN(+)}}$ or $I_{\text{IN(-)}}$ with Output in Linear Range, $T_{\text{A}} = 25^{\circ}\text{C}$ , (Note 5)		25	100		25	250		25	100	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		±5.0	± 25		± 5.0	± 50		±5.0	± 25	nA
Input Common-Mode Voltage Range	T _A = 25°C, (Note 6)	0		V+ -1.5	0		V+ -1.5	0		V+ -1.5	V
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ ° C $R_L = \infty$ , V+ = 30 V, $T_A = 25$ ° C		0.4	1.0 2.5		0.4	1.0 2.5		0.4	1.0 2.5	mA
Voltage Gain	$R_L \ge 15 \text{ k}\Omega$ , V+ = 15 V (To Support Large V _O Swing), $T_A = 25 ^{\circ}\text{C}$	50	200		50	200		50	200		V/mV
Large Signal Response Time	$\begin{aligned} &V_{\text{IN}} = \text{TTL Logic Swing,} \\ &V_{\text{REF}} = 1.4 \text{ V, } V_{\text{RL}} = 5.0 \text{ V,} \\ &R_{\text{L}} = 5.1 \text{ k}\Omega, \text{ T}_{\text{A}} = 25^{\circ}\text{C} \end{aligned}$		300			300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V}, R_L = 5.1 \text{ k}\Omega,$ $T_A = 25^{\circ}\text{C}, \text{ (Note 7)}$		1.3			1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $V_{O} \le 1.5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.0	16		6.0	16		6.0	16		mA
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $I_{sink} \le 4.0 \text{ mA}, T_A = 25^{\circ}\text{C}$		250	400		250	400		250	400	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}, T_{A} = 25^{\circ}\text{C}$			200			200			200	nA
Input Offset Voltage	(Note 9)			4.0			4.0			9.0	mV
Input Offset Current	I _{IN(+)} - I _{IN(-)}			± 100			± 150			± 100	nΑ
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			300			400			300	nA
Input Common-Mode Voltage Range		0		V+ -2.0	0		V+ -2.0	0		V+ -2.0	V
Saturation Voltage	$ V_{IN(-)}  \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $ I_{sink}  \le 4 \text{ mA}$			700			700			700	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}$			1.0			1.0			1.0	μΑ
Differential Input Voltage	Keep all $V_{INs} \ge 0 V$ (or $V-$ , if used), (Note 8)			V+			V+			V+	v

- 4. These specifications apply for V+ = 5.0 V and  $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ , unless otherwise stated With the  $\mu$ A293/ $\mu$ A293A, all temperature specifications are limited to  $-25^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$ , the  $\mu$ A393/ $\mu$ A393A temperature specifications are limited to  $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq 70^{\circ}\text{C}$ , and the  $\mu$ A2903 temperature range is  $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +85^{\circ}\text{C}$ .
- 5 The direction of the input current is out of the IC due to the pnp input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- 6 The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3 V. The upper end of the common-mode voltage range is V+ -1 5 V, but either or both inputs can go to +30 V without damage.
- 7 The response time specified is for a 100 mV input step with 5 mV overdrive. For larger overdrive signals 300 ns can be obtained, see typical performance curves.

### $\mu$ A293, $\mu$ A393 and $\mu$ A2903 Electrical Characteristics V+ = 5 V (Note 4)


		μ <b>Α2</b>	<b>93</b> , μ <b>Α</b>	393	μ <b>Α2</b>	903		
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	T _A = 25°C, (Note 9)		± 2.0	±5.0		±2.0	±7.0	mV
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range, T _A = 25°C, (Note 5)		25	250		25	250	nA
Input Offset Current	$I_{IN(+)} - I_{IN(-)}, T_A = 25^{\circ}C$		± 5.0	± 50		± 5.0	± 50	nA
Input Common-Mode Voltage Range	T _A = 25°C, (Note 6)	О		V+ -1.5	0		V+ -1.5	v
Supply Current	$R_L = \infty$ on all Comparators, $T_A = 25$ °C $R_L = \infty$ , V+ = 30 V, $T_A = 25$ °C		0.4	1.0		0.4	1.0	mA
Voltage Gain	$R_L \ge 15 \text{ k}\Omega, V+ = 15 \text{ V}$ (To Support Large $V_O$ Swing), $T_A = 25 ^{\circ}\text{C}$	50	200		25	100		V/mV
Large Signal Response Time	$V_{IN}$ = TTL Logic Swing, $V_{REF}$ = 1.4 V, $V_{RL}$ = 5.0 V, $R_L$ = 5.1 k $\Omega$ , $T_A$ = 25°C		300			300		ns
Response Time	$V_{RL} = 5.0 \text{ V}, R_{L} = 5.1 \text{ k}\Omega,$ $T_{A} = 25^{\circ}\text{C}, \text{ (Note 7)}$		1.3			1.3		μs
Output Sink Current	$V_{IN(-)} \ge 1.0 \text{ V}, V_{IN(+)} = 0,$ $V_{O} \le 1.5 \text{ V}, T_{A} = 25^{\circ}\text{C}$	6.0	16		6.0	16		mA
Saturation Voltage	$V_{\text{IN}(-)} \ge 1.0 \text{ V}, V_{\text{IN}(+)} = 0, \\ I_{\text{sink}} \le 4.0 \text{ mA}, T_{\text{A}} = 25^{\circ}\text{C}$		250	400		250	400	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0,$ $V_{O} = 30 \text{ V}, T_{A} = 25^{\circ}\text{C}$			200			200	nA
Input Offset Voltage	(Note 9)			9.0		9.0	15	mV
Input Offset Current	I _{IN(+)} - I _{IN(-)}			± 150		50	200	nA
Input Bias Current	I _{IN(+)} or I _{IN(-)} with Output in Linear Range			400		200	500	nA
Input Common-Mode Voltage Range		0		V+ -2.0	0		V+ -2.0	v
Saturation Voltage	$V_{IN(-)} \ge 1.0 \text{ V, } V_{IN(+)} = 0,$ $I_{sink} \le 4 \text{ mA}$			700		400	700	mV
Output Leakage Current	$V_{IN(+)} \ge 1.0 \text{ V}, V_{IN(-)} = 0, V_O = 30 \text{ V}$			1.0			1.0	μΑ
Differential Input Voltage	Keep all $V_{\text{INs}} \ge 0 \text{ V (or V-,}$ if used), (Note 8)			V+			V+	v

- 8 Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, comparator will provide a proper output state. The low input voltage state must not be less than -0.3 V or 0.3 V below the magnitude of the negative power supply, if used.
- 9. At output switch point, V  $_{\rm O} \simeq$  1.4 V, R  $_{\rm S}$  = 0  $\Omega$  with V+ from 5 V, and over the full input common-mode range (0 V to V+ 1.5 V)
- 10 For input signals that exceed V_{CC}, only the overdriven comparator is affected. With a 5 V supply, V_{IN} should be limited to 25 V max, and a limiting resistor should be used on all inputs that might exceed the positive supply.


### 5

### Typical Performance Curves for $\mu$ A193/293/393


### **Supply Current**



Input Current




**Output Saturation Voltage** 




### Typical Performance Curves for $\mu$ A2903


### **Supply Current**



**Input Current** 




**Output Saturation Voltage** 




### **Typical Performance Curves For All Devices**

# Response Time for Various Input Overdrives Negative Transition



# Response Time for Various Input Overdrives Positive Transition



### **Application Information**

The µA193 series are high-gain, wide-bandwidth devices which, like most comparators, can easily oscillate if the output lead is inadvertently allowed to capacitively couple to the inputs via stray capacitance. This shows up only during the output voltage transition intervals as the comparator changes states. Power supply bypassing is not required to solve this problem. Standard pc board layout is helpful as it reduces stray input-output coupling. Reducing the input resistors to less than 10 k $\Omega$  reduces the feedback signal levels and finally. adding even a small amount (1.0 to 10 mV) of positive feedback (hysteresis) causes such a rapid transition that oscillations due to stray feedback are not possible. Simply socketing the IC and attaching resistors to the pins will cause input-output oscillations during the small transition intervals unless hysteresis is used. If the input signal is a pulse waveform, with relatively fast rise and fall times, hysteresis is not required. All pins of any unused omparators should be grounded.


The bias network of the  $\mu$ A193 series establishes a drain current which is independent of the magnitude of the power supply voltage over the range of from 2 V to 30 V. It is unnecessary to use a bypass capacitor across the power supply line.

The differential input voltage may be larger than V+ without damaging the device. Protection should be provided to prevent the input voltages from going negative more than -0.3 V (at 25°C). An input clamp diode can be used as shown in the applications section.


The output of the  $\mu$ A193 series is the uncommitted collector of a grounded-emitter non output transistor. Many collectors can be tied together to provide an output ORing function. An output pull-up resistor can be connected to any available power supply voltage within the permitted supply voltage range and there is no restriction on this voltage due to the magnitude of the voltage which is applied to the V+ terminal of the  $\mu$ A 193 package. The output can also be used as a simple SPST switch to ground (when a pull-up resistor is not used). The amount of current which the output device can sink is limited by the drive available (which is independent of V+) and the  $\beta$  of this device. When the maximum current limit is reached (approximately 16 mA), the output transistor will come out of saturation and the output voltage will rise very rapidly. The output saturation voltage is limited by the approximately 60  $\Omega$  saturation resistance of the output transistor. The low offset voltage of the output transistor (1 mV) allows the output to clamp essentially to ground level for small load currents.

### Typical Applications (V+ = 15 V)

#### One-Shot Multivibrator



### Bi-Stable Multivibrator





Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	Ę
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rei Processing	10
Package Outlines	1
Fairchild Sales Offices	12

6-2

# FAIRCHILD

A Schlumberger Company

# μA9614 Dual Differential Line Driver

Interface Products

### Description

The µA9614 is a TTL compatible Dual Differential Line Driver. It is designed to drive transmission lines either differentially or single-ended, back-matched or terminated. The outputs are similar to TTL, with the active pull-up and the pull-down split and brought out to adjacent pins. This allows multiplex operation (Wired-OR) at the driving site in either the singleended mode via the uncommitted collector, or in the differential mode by use of the active pull-ups on one side and the uncommitted collectors on the other (See Applications). The active pull-up is short-circuit protected and offers a low output impedance to allow back-matching. The two pairs of outputs are complementary, providing NAND and AND functions of the inputs and adding greater flexibility. The input and output levels are TTL compatible with clamp diodes provided at both input and output to handle line transients.

- **SINGLE 5 V SUPPLY**
- **TTL COMPATIBLE INPUTS**
- **OUTPUT SHORT CIRCUIT PROTECTION**
- **INPUT CLAMP DIODES**
- OUTPUT CLAMP DIODES FOR TERMINATION OF LINE TRANSIENTS
- COMPLEMENTARY OUTPUTS FOR NAND AND OPERATION
- UNCOMMITTED COLLECTOR OUTPUTS FOR WIRED-OR APPLICATION
- MILITARY TEMPERATURE RANGE

### **Absolute Maximum Ratings**

(above which the useful life may be impaired)

Storage Temperature Range

V_{CC} Pin Potential to Ground Pin
Input Voltage

Voltage Supplied to Outputs

-65° C to +150° C
-0.7 V to +7.0 V
-0.5 V to +5.5 V

-0.5 V to +12 V

(Open Collector)


Pin Temperature
Ceramic DIP, Flatpak
(Soldering, 60 s) 300° C

Molded DIP (Soldering, 10 s) 260° C Internal Power Dissipation (Note) 670 mW

Operating Temperature Range

Military (μΑ9614) -55° C to +125° C Commercial (μΑ9614C) 0° C to +70° C

### Connection Diagram 16-Pin DIP



(Top View)

### **Order Information**

Type	Package	Code	Part No.
μΑ9614	Ceramic DIP	6B	μA9614DM
μA9614C	Ceramic DIP	6B	μA9614DC
μA9614C	Molded DIP	9B	μA9614PC

#### Note

For Ceramic DIP, rating applies to ambient temperatures up to 70°C, above 70°C derate linearly at 8.3 mW/°C. For the Flatpak, derate linearly at 7.1 mW/°C above 60°C.

#### Equivalent Circuit (1/2 of circuit) -16 V_{CC} ₹R5 900 ₹R15 900 ₹R19 540 ₹R9 540 Q10 Q19 口 太 015 Q25 ≹R12 4 k 太□₃ \$R4 | R14 } \$1.8 k | 1.8 k \$ R17 1.5 k ≥ Q24 R7 Q4 **Q**18 Q17 **₹**R13 Q11 ACTIVE PULL UP 12, 4 Q26 ₹R23 C1 **OUTPUT 13, 3**-Q14 Q20 1, 15 ACTIVE PULL UP 2, 14 OUTPUT Q12 R8 R6 750 \$ 1.6 k ₹R1 ₹4k R16 R18 \$ R11 Q21 Q23 R24 2.6 k ≹R21 ≸1 k - V_{CC} Q5 Q6 9, 5 INPUTS 10, 6-11, 7-Q27 TO OTHER DRIVER Q22 Q7 Q8 Q2 ~Q3 Q4 ₹ R2 ₹R25 R49 50 k 300 100

 $\mu$ A9614 Electrical Characteristics  $V_{CC}$  = 5.0 V  $\pm$  10%.


		−55°C		+25°C			+125	°C			
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition	
V _{OL}	Output LOW Voltage		400		200	400		400	mV	I _{OL} = 40 mA V _{CC} = 4.5 V	
V _{OH1}	Output HIGH Voltage	2.4		2.4	3.2		2.4		v	$I_{OH} = -10 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$	
V _{OH2}		2.0		2.0	2.6		2.0		V	$I_{OH} = -20 \text{ mA},$ $V_{CC} = 4.5 \text{ V}$	
Isc	Output Short Circuit Current			-40	-90	-120			mA	V _{OUT} = 0.0 V V _{CC} = 5.5 V	
ICEX	Output Leakage Current				10	100		200	μΑ	V _{CEX} = 12.0 V V _{CC} = 5.5 V	
lF	Input Forward Current		-1.60		-1.10	-1.60		-1.60	mA	V _F = 0.4 V V _{CC} = 5.5 V	
IR	Input Reverse Current				35	60		100	μΑ	$V_{R} = 4.5 V$ $V_{CC} = 5.5 V$	
V _{IL}	Input LOW Voltage		0.8		1.3	0.8		0.8	٧	$V_{CC} = 5.5 \text{ V}$	
V _{IH}	Input HIGH Voltage	2.0		2.0	1.5		2.0		٧	$V_{CC} = 4.5 \text{ V}$	
V _{OLC}	Clamped Output LOW Voltage				-0.8	-1.5			v	$I_{OLC} = -40 \text{ mA}$ $V_{CC} = 5.5 \text{ V}$	
lcc	Supply Current				34	50			mA	Inputs = 0 V V _{CC} = 5.5 V	
I _{max}	Supply Current				46	65			mA	Inputs = 0 V V _{max} = 7.0 V	
tPLH	Turn-Off Time				14	20			ns	$C_L = 30 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$	
tPHL	Turn-On Time				18	20			ns	See AC Circuit V _M = 1.5 V	
V _{CD}	Input Clamp Diode Voltage				-1.0	-1.5			v	$V_{CC} = 4.5 \text{ V}$ $I_{IC} = -12 \text{ mA}$	

 $\mu$ A9614C Electrical Characteristics  $V_{CC} = 5.0 \text{ V} \pm 5\%$ .


		0°C		+25°C			+75°	С			
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition	
V _{OL}	Output LOW Voltage		450		200	450		450	mV	I _{OL} = 40 mA V _{CC} = 4.75 V	
V _{OH1}	Output HIGH Voltage	2.4		2.4	3.2		2.4		v	$I_{OH} = -10 \text{ mA},$ $V_{CC} = 4.75 \text{ V}$	
V _{OH2}		2.0		2.0	2.6		2.0		v	$I_{OH} = -40 \text{ mA},$ $V_{CC} = 4.75 \text{ V}$	
lsc	Output Short Circuit Current			-40	-90	-120			mA	$V_{OUT} = 0.0 \text{ V}$ $V_{CC} = 5.25 \text{ V}$	
ICEX	Output Leakage Current				10	100		200	μΑ	$V_{CEX} = 5.25 \text{ V} $ $V_{CC} = 5.25 \text{ V}$	
lF	Input Forward Current		-1.60		-1.10	-1.60		-1.60	mA	$V_F = 0.45 \text{ V}$ $V_{CC} = 5.25 \text{ V}$	
I _R	Input Reverse Current				35	60		100	μΑ	$V_{R} = 4.5 V$ $V_{CC} = 5.25 V$	
VIL	Input LOW Voltage		0.8		1.3	0.8		0.8	٧	$V_{CC} = 5.25 \text{ V}$	
V _{IH}	Input HIGH Voltage	2.0		2.0	1.5		2.0		٧	$V_{CC} = 4.75 \text{ V}$	
V _{OLC}	Clamped Output LOW Voltage				-0.8	-1.5			V	$I_{OLC} = -40 \text{ mA}$ $V_{CC} = 5.25 \text{ V}$	
lcc	Supply Current				33	50			mA	Inputs = 0 V V _{CC} = 5.25	
I _{max}	Supply Current				46	70			mA	Inputs = 0 V $V_{max} = 7.0 V$	
^t PLH	Turn-Off Time				14	30			ns	$C_L = 30 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$	
tPHL	Turn-On Time				18	30			ns	See AC Circuit V _M = 1.5 V	
V _{CD}	Input Clamp Diode Voltage				-1.0	-1.5			v	$V_{CC} = 4.75 \text{ V}$ $I_{IC} = -12 \text{ mA}$	

### **Typical Performance Curves**


### Active Pull Down Output LOW Current vs Output LOW Voltage



Active Pull-Up Output HIGH Current vs Output HIGH Voltage




Logic Levels vs Ambient Temperature




### 6

### Typical Performance Curves (Cont.)


### Supply Current vs Supply Voltage




### Supply Current vs Temperature




### Supply Current vs Operating Frequency




### Propagation Delay Time vs Temperature




### Transfer Characteristics vs Temperature



### Transfer Characteristics vs Supply Voltage



### **AC Test Circuit and Waveforms**




Input Pulse Frequency = 500 kHz Amplitude = 3.0  $\pm$ 0 1 V Pulse Width = 110  $\pm$ 10 ns  $t_{\rm f}=t_{\rm f}\leq$ 5.0 ns

### 6

### **Typical Applications**


### **Differential Mode Expansion Multiplex Operation**



Only one driver is enabled at one time


Expand by tying NAND active pull-down outputs together and by tying AND active pull-up outputs together. The drivers can be inhibited by taking one input to ground

### Simplex — Differential Operation



See  $\mu$ A9615 data sheet for operation of  $\mu$ A9615

### **Typical Reflection Diagram**



See  $\mu 9621$  data sheet for usage of reflection diagram



A Schlumberger Company

# μA9615 Dual Differential Line Receiver

Interface Products

### Description

The 9615 is a Dual Differential Line Receiver designed to receive differential digital data from transmission lines and operate over the military and industrial temperature ranges using a single 5 V supply. It can receive differential data in the presence of high level (±15 V) common mode voltages and deliver undisturbed TTL logic to the output.

The response time can be controlled by use of an external capacitor. A strobe and a 130  $\Omega$  terminating resistor are provided at the inputs. The output has an uncommitted collector with an active pull-up available on an adjacent pin to allow either wire-OR or active pull-up TTL output configuration.

- **TTL COMPATIBLE OUTPUT**
- HIGH COMMON MODE VOLTAGE RANGE
- CHOICE OF AN UNCOMMITTED COLLECTOR OR ACTIVE PULL-UP
- STROBE
- FULL MILITARY TEMPERATURE RANGE
- SINGLE 5 V SUPPLY VOLTAGES
- FREQUENCY RESPONSE CONTROL
- 130  $\Omega$  TERMINATING RESISTOR

### Absolute Maximum Ratings above which the useful life may be impaired

Storage Temperature -65°C to +150°C V_{CC} Pin Potential to Ground Pin Input Voltage Referred to Ground

(Pins 5, 6, 7, 9, 10,11) ± 20 V

Voltage Applied to Outputs for HIGH output State without

Active Pull-Up -0.5 V to +13.2 V Voltage Applied to Strobe -0.5 V to +5.5 V


Pin Temperature Range Ceramic DIP, Flatpak

(Soldering, 60 s) 300°C Molded DIP (Soldering, 10 s) 260°C Internal Power Dissipation (Note) 670 mW

**Operating Temperature Range** 

Military (9615) -55°C to +125°C Commercial (9615C) 0°C to +70°C

### Connection Diagram 16-Pin DIP



(Top View)


### Order Information

Type	Package	Code	Part No.
μΑ9615	Ceramic DIP	6B	μA9615DM
μA9615C	Ceramic DIP	6B	μA9615DC
μA9615C	Molded DIP	9B	μA9615PC

### Note

For Ceramic DIP, rating applies to ambient temperatures up to 70°C; above 70°C derate linearly at 8.3 mW/°C. For the Flatpak, derate linearly at 7.1 mW/°C above 60°C.

### Equivalent Circuit (½ µA9615)



 $\mu A9615$  Electrical Characteristics  $~V_{CC}$  = 5.0 V  $\pm~$  10%.

		T = -5	55°C	T = 25°C		T = +125°C				
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
V _{OL}	Output LOW Voltage		0.40		0.18	0.40		0.40	v	V _{CC} = 4.5 V, V _{OUT} = ** I _{OL} = 15.0 mA, *V _{DIFF} = 0.5 V
V _{OH}	Output HIGH Voltage	2.2		2.4	3.2		2.4		v	V _{CC} = 4.5 V, V _{OUT} = ** I _{OH} = -5.0 mA, *V _{DIFF} = -0.5 V
ICEX	Output Leakage Current					100		200	μΑ	V _{CEX} = 12 V, *V _{DIFF} = V _{CC} V _{CC} = 4.5 V
Isc	Output Shorted Current			-15	-39	-80			mA	V _{CC} = 5.5 V, **V _{SC} = 0 V, *V _{DIFF} = -0.5 V
I _{IN}	Input Current		-0.9		-0.49	-0.7		-0.7	mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V Other Input = 5.5 V
l _{IN(ST)}	Strobe Input Current				-1.15	-2.4			mA	V _{CC} = 5.5 V, V _{IN} = 0.4 V *V _{DIFF} = 0.5 V
I _{IN(R-C)}	Response Control Input Current			-1.2	-3.4				mA	V _{CC} = 5.5 V, *V _{DIFF} = 0.5 V
V _{CM}	Common Mode Voltage	-15	+15	-15	± 17.5	+15	-15	+15	V	V _{CC} = 5.0 V, *V _{DIFF} = 1.0 V
I _{R(ST)}	Strobe Input Leakage Current					2.0		5.0	μΑ	V _{CC} = 4.5 V, *V _{DIFF} = -0.5 V V _R = 4.5 V
R _{IN}	Input Resistor			77	130	167			Ω	V _{CC} = 5.0 V, V _{IN(R)} = 1.0 V, +Input = GND
	Differential Input	-500	500	-500	80	500	-500	500	mV	$V_{CM} = 0 V$ $V_{CC} = 5.0 V \pm 10\%$
V _{TH} ***	Threshold Voltage	-1.0	1.0	-1.0		+1.0	-1.0	1.0	v	$-15 \le V_{CM}$ $V_{CM} \le +15 V$ $V_{CC} = 5.0 V \pm 10\%$
lcc	Power Supply Current				28.7	50			mA	V _{CC} = 5.5 V, -Inputs = 0 V, +Inputs = 0.5 V
tPLH	Turn-Off Time				30	50			ns	$R_L = 3.9 \text{ k}\Omega,$ $V_{CC} = 5.0 \text{ V},$ $C_L = 30 \text{ pF},$ Figure 1
tPHL	Turn-On Time				30	50			ns	$R_L = 390 \Omega,$ $V_{CC} = 5.0 V,$ $C_L = 30 pF,$ Figure 1

 $^{^{\}bullet}\text{V}_{DIFF}$  is a differential input voltage referred from "+IN A" to "-IN A" and from "+IN B" to "-IN B".

^{**}Connect Output "A" to Active Pull-up "A" and Output "B" to Active Pull-up "B".

^{***}See input-output transfer characteristic graphs on following pages.

 $\mu$ A9615C Electrical Characteristics  $V_{CC} = 5.0 \text{ V} \pm 5\%$ .

		T = 0°	С	T = 25	5°C		T = 70	o.c		
Symbol	Characteristic	Min	Max	Min	Тур	Max	Min	Max	Unit	Condition
V _{OL}	Output LOW Voltage		0.45		0.25	0.45		0.45	v	V _{CC} = 4.75 V, V _{OUT} = ** I _{OL} = 15.0 mA, *V _{DIFF} = 0.5 V
V _{ОН}	Output HIGH Voltage	2.4		2.4	3.3		2.4		v	V _{CC} = 4.75 V, V _{OUT} = ** I _{OH} = -5.0 mA, *V _{DIFF} = -0.5 V
ICEX	Output Leakage Current					100		200	μΑ	V _{CEX} = 5.25 V, *V _{DIFF} = V _{CC} V _{CC} = 4.75 V
Isc	Output Shorted Current			-14		-100			mA	V _{CC} = 5.25 V, **V _{SC} = 0 V, *V _{DIFF} = -0.5 V
l _{IN}	Input Current		-0.9		-0.49	-0.7		-0.7	mA	V _{CC} = 5.25 V, V _{IN} = 0.45 V; Other Input = 5.25 V
I _{IN(ST)}	Strobe Input Current				-1.15	-2.4			mA	V _{CC} = 5.25 V, V _{IN} = 0.45 V *V _{DIFF} = 0.5 V
I _{IN(R-C)}	Response Control Input Current			-1.2	-3.4				mA	V _{CC} = 5.25 V, *V _{DIFF} = 0.5 V
V _{СМ}	Common Mode Voltage	-15	+15	-15	± 17.5	+15	-15	+15	V	V _{CC} = 5.0 V, *V _{DIFF} = 1.0 V
I _{R(ST)}	Strobe Input Leakage Current					5.0		10	μΑ	V _{CC} = 4.75 V, *V _{DIFF} = -0.5 V V _R = 4.5 V
R _{IN}	Input Resistor			74	130	179			Ω	V _{CC} = 5.0 V, V _{IN(R)} = 1.0 V, +Input = GND
	Differential Input	-500	500	-500	80	500	-500	500	mV	$V_{CM} = 0 V$ $V_{CC} = 5.0 V \pm 5\%$
V _{TH} ***	Threshold Voltage	-1.0	1.0	-1.0		1.0	-1.0	1.0	v	$-15 \le V_{CM}$ $V_{CM} \le +15 V$ $V_{CC} = 5.0 V \pm 5\%$
lcc	Power Supply Current				28.7	50			mA	V _{CC} = 5.25 V, +Inputs = 0.5 V, -Inputs = 0 V
tpLH	Turn-Off Time				30	75			ns	$R_L = 3.9 \text{ k}\Omega,$ $V_{CC} = 5.0 \text{ V},$ $C_L = 30 \text{ pF},$ Figure 1
[†] PHL	Turn-On Time				30	75			ns	$R_L = 390 \Omega,$ $V_{CC} = 5.0 V,$ $C_L = 30 pF,$ Figure 1


 $^{^{\}circ}$ V_{DIFF} is a differential input voltage referred from "+IN A" to "-IN A" and from "+IN B" to "-IN B".

^{**}Connect Output "A" to Active Pull-up "A" and Output "B" to Active Pull-up "B".


^{***}See input-output transfer characteristic graphs on following pages.

### Typical Performance Curves for µA9615 and µA9615C


Output LOW Voltage as a Function of Output LOW Current




Output HIGH Voltage as a Function of Output HIGH Current




Output HIGH Voltage as a Function of Ambient Temperature




Input/Output Transfer Characteristics as a Function of V_{CC}




Input/Output Transfer Characteristics as a Function of Temperature




Strobe Input/Output
Transfer Characteristic as a
Function of V_{CC}




Strobe Input/Output Transfer Characteristic as a Function Of Ambient Temperature



Output Voltage as a Function of Common Mode Voltage




Input Current as a Function of Input Voltage




### 6

### Typical Performance Curves for $\mu$ A9615 and $\mu$ A9615C (Cont.)

# Power Supply Current as a Function of Power Supply Voltage



### Power Supply Current as a Function of Ambient Temperature



# Switching Time as a Function of Ambient Temperature





Fig. 1 Switching Time Test Circuit and Waveforms








Fig. 2





VERTICAL = 2.0 V/DIV. HORIZONTAL = 50 ns/DIV.

Photograph of a 9615 switching differential data in the presence of high common mode noise.

### **Typical Applications**

### Fig. 3 Standard Usage





Fig. 4 Frequency Response Control




#### Notes

 $\mathrm{C}_{\mbox{\scriptsize R}} > .01\,\mu\mbox{\scriptsize F}$  may cause slowing of rise and fall times of the output

Due to the mechanism of induction of differential noise, the use of the response control is not normally needed

### Frequency Response as a Function of Capacitance



# FAIRCHILD

A Schlumberger Company

### $\mu$ A9616 Triple EIA RS-232-C/ MIL-STD-188C Line Driver

Interface Products

### Description

The 9616 is a Triple Line Driver which meets the electrical interface specifications of EIA RS-232-C and CCITT V.24 and/or MIL-STD-188C (by the appropriate device selection). Each driver converts TTL/DTL logic levels to EIA/CCITT and/or MIL-STD-188C logic levels for transmission between data terminal equipment and data communications equipment. The output slew rate is internally limited and can be lowered by an external capacitor; all output currents are short-circuit limited. The outputs are protected against RS-232-C fault conditions. A logic HIGH on the inhibit terminal interrupts signal transfer and forces the output to a VOL (EIA/CCITT MARK) state.


For the complementary function, see the 9617 Triple EIA RS-232-C Line Receiver and the 9627 Dual EIA RS-232-C and MIL-STD-188C Line Receiver.

- INTERNAL SLEW RATE LIMITING
- MEETS EIA RS-232-C AND CCITT V.24 AND/OR MIL-STD-188C
- **LOGIC TRUE INHIBIT FUNCTION**
- **OUTPUT SHORT-CIRCUIT CURRENT LIMITING**
- OUTPUT VOLTAGE LEVELS INDEPENDENT OF SUPPLY VOLTAGES

#### **Absolute Maximum Ratings**

Supply Voltage	± 15 V
Input or Inhibit Voltage	-1.5 V to +6.0 V
Output Signal Voltage	± 15 V
Internal Power Dissipation	
(Note 1)	670 mW
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
RS-232 MIL-STD-188 (9616)	-55°C to +125°C
RS-232 (9616C)	0°C to 70°C
RS-232 MIL-STD-188 (9616E)	0°C to 70°C
Pin Temperatures	
Ceramic DIP (Soldering, 60 s)	300°C
Molded DIP (Soldering, 10 s)	260°C

### Connection Diagram 14-Pin



(10b Alex

### Order Information

Туре	Package	Code	Part No.
μ <b>A</b> 9616	Ceramic DIP	6A	μA 96 16DM
μA9616C	Ceramic DIP	6A	μA 96 16DC
μA9616E	Ceramic DIP	6A	μA 96 16EDC
μA9616C	Molded DIP	9A	μA 96 16PC
μ <b>Α9616E</b>	Molded DIP	9A	μA9616EPC

### Truth Table Sections A and B

Inp	out	Inhibit	Output	
1	2			
L	L	L	Н	
Н	L	L	Н	
L	Н	L	Н	
Н	Н	L	L	
X	Χ	Н	L	

### Truth Table Section C


Input	Inhibit	Output
L	L	Н
Н	L	L
L	Н	L
Н	Н	L

X = Output not dependent on input

### Note

For Ceramic and Molded DIP above 60°C derate linearly at 8.3 mW/°C.

### Equivalent Circuit (One of three channels)



### Note

Three external diodes in series with VCC+, VCC- and GND are required to meet the  $\pm 2.0$  V requirement

### $\mu$ A9616 AND $\mu$ A9616E, RS-232-C and MIL-STD-188C

DC Characteristics V_{CC} = ± 12 V ± 10%; R_L ≥ 3 kΩ. See Test Circuit, unless otherwise specified. (Note 2)

Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
V _{OH}	Output HIGH Voltage	V _{IN1} and/or V _{IN2} = V _{INHIBIT} = 0.8 V	5.0	6.0	7.0	V	
V _{OL}	Output LOW Voltage	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V	-7.0	-6.0	-5.0	V	
	Ripple Rejection	Power Supply Ripple = 2.4 Vp-p, f = 400 Hz		0.25		% of Vout	
V _{OH} to V _{OL}	Output HIGH Voltage to Output LOW Voltage Magnitude Matching Error				± 10	%	
I _{SC+}	Positive Output Short Circuit Current	$R_L = 0 \Omega$ , $V_{IN1}$ and / or $V_{IN2} = V_{INHIBIT} = 0.8 V$	-45	-25	-12	mA	
I _{SC} -	Negative Output Short Circuit Current	$R_L = 0 \Omega$ , $V_{IN1} = V_{IN2} = V_{INHIBIT} = 2.0 V$	+12	+25	+45	mA	
VIH	Input HIGH Voltage		2.0			V	
VIL	Input LOW Voltage				0.8	V	
l	Input HIGH Current	$V_{IN1} = V_{IN2} = 2.4 \text{ V}$			40	μΑ	
lн	Input High Current	$V_{\text{IN}1} = V_{\text{IN}2} = 5.5 \text{ V}$			1.0	mA	
IIL	Input LOW Current	$V_{IN1} = V_{IN2} = 0.4 \text{ V}$	-1.6	-1.2		mA	
1.	Positive Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 0.8 V		15	25	mA	
1+	Positive Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V		7.5	15		
<u></u>	Negative Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 0.8 V	-1.0	0		T	
1	Negative Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V	-25	-15		mA	
Rout	Output Resistance, Power On	$R_L = 6 k\Omega$ , $\Delta I_L = 10 mA$		75		Ω	
ROUT	Output Resistance, Power Off	$-2.0 \text{ V} \le \text{V}_{\text{OUT}} \le +2.0 \text{ V}$ (Notes 4 and 5)	300			Ω	

## $\mu A9616$ AND $\mu A9616E,$ RS-232-C and MIL-STD-188C AC Characteristics $~0 \le T_A \le 70^{\circ} C,$ (Notes 2 and 3)

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
	Positive Slew Rate	0 pF $\leq$ C _L $\leq$ 2500 pF, R _L $\geq$ 3 k $\Omega$	4.0	15	30	V/μs
	Negative Slew Rate	0 pF $\leq$ C _L $\leq$ 2500 pF, R _L $\geq$ 3 k $\Omega$	-30	-15	-4.0	V/μs
tPLH	Propagation Delay Time	No Load		740		ns
t _{PHL}	Propagation Delay Time	No Load		740		ns

- 2. The operating temperature range for the 9616 is -55°C to +125°C and 9616E is 0°C to +70°C.
- An external capacitor may be needed to meet signal wave shaping requirements of MIL-STD-188C at the applicable modulation rate. No external capacitor is needed to meet RS-232-C over the operating temperature range of 0°C to +70°C.
- 4. All input and supply pins grounded.
- 5. Three external diodes in series with  $V_{CC+}$ ,  $V_{CC-}$  and GND are required to meet the  $\pm 2.0~V$  requirement

#### 9616C, EIA RS-232-C

DC Characteristics  $V_{CC} = \pm 12 \text{ V} \pm 10\%$ , over operating temperature range. See Test Circuit,  $R_L = 3 \text{ k}\Omega$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OH}	Output HIGH Voltage	V _{IN1} and/or V _{IN2} = V _{INHIBIT} = 0.8 V	5.0	6.0	7.5	V
V _{OL}	Output LOW Voltage	$V_{IN1} = V_{IN2} = V_{INHIBIT} = 2.0 V$	-7.5	-6.0	-5.0	٧
I _{SC+}	Positive Output Short-Circuit Current	$R_L = 0 \Omega$ , $V_{IN1}$ and/or $V_{IN2} = V_{INHIBIT} = 0.8 V$		-25		mA
I _{SC} -	Negative Output Short-Circuit Current	$R_L = 0 \Omega$ , $V_{IN1} = V_{IN2} = V_{INHIBIT} = 2.0 V$	,	25		mA
VIH	Input HIGH Voltage	,	2.0			V
VIL	Input LOW Voltage				0.8	٧
L	Innut HIGH Courses	$V_{IN1} = V_{IN2} = 2.4 \text{ V}$			40	μΑ
lН	Input HIGH Current	$V_{IN1} = V_{IN2} = 5.5 \text{ V}$	į		1.0	mA
IIL	Input LOW Current	$V_{IN1} = V_{IN2} = 0.4 \text{ V}$	-1.6	-1.2		mA
1.	Positive Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 0.8 V		15	22	
l ₊	Positive Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V		7.5	13	mA .
	Nagativa Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 0.8 V	-1.0	0		
I_	Negative Supply Current	V _{IN1} = V _{IN2} = V _{INHIBIT} = 2.0 V	-22	-15		mA
Rout	Output Resistance, Power Off	$-2.0 \text{ V} \le \text{V}_{\text{OUT}} \le +2.0 \text{ V}$ (Notes 4 and 5)	300			Ω

#### 9616C, EIA RS-232-C

AC Characteristics  $0 \le T_A \le 70^{\circ}$ C, (Note 6)

Symbol	Characteristics	Conditions	Min	Тур	Max	Unit
	Positive Slew Rate	0 pF $\leq$ C _L $\leq$ 2500 pF, R _L $\geq$ 3 k $\Omega$	4.0	15	30	V/μs
	Negative Slew Rate	0 pF $\leq$ C _L $\leq$ 2500 pF, R _L $\geq$ 3 k $\Omega$	-30	-15	-4.0	V/μs
tPLH	Propagation Delay Time	No Load		740		ns
tPHL	Propagation Delay Time	No Load		740		ns


#### Notes

⁴ All input and supply pins grounded.


⁵ Three external diodes in series with V $_{CC+}$ , V $_{CC-}$  and GND are required to meet the  $\pm 2.0$  V requirement

⁶ The operating temperature range for the 9616 is -55°C to +125°C and 9616E is 0°C to +70°C.

#### **AC Test Circuit**



#### **Voltage Waveforms**



#### Note

Omit  $V_{IN2}$  for channel "C". Input: Frequency = 50 kHz Pulse Width = 20  $\mu$ s  $t_f$  and  $t_f$  = 10  $\pm$  5 ns



A Schlumberger Company

## μΑ9627 • μΑ9627C RS-232C/MIL-STD-188C **Dual Line Receivers**

Interface Products

#### Description

The 9627 is a Dual Line Receiver which meets the electrical interface specifications of EIA RS-232C and MIL-STD-188C. The input circuitry accommodates ±25 V input signals and the differential inputs allow user selection of either inverting or non-inverting logic for the receiver operation. The 9627 provides both a selectable hysteresis range and selectable receiver input resistance. When pin 1 is tied to V_{CC}, the typical switching points are at +2.6 V and -2.6 V, thus meeting RS-232-C requirements. When pin 1 is open, the typical switching points are at  $+50 \mu A$  and -50 μA, thus satisfying the requirements to MIL-STD-188C LOW level interface. Connecting the RIN pin to the (-) input yields an input impedance in the range of 3 k $\Omega$  to 7 k $\Omega$  and satisfies RS-232-C requirements: leaving RIN unconnected, the input resistance will be greater than 6 k $\Omega$  to satisfy MIL-STD-188C.

The output circuitry is TTL/DTL compatible and will allow "collector-dotting" to generate the wire-OR function. A TTL/DTL strobe is also provided for each receiver. The EIA failsafe mode of operation is shown in the application section of this data sheet.

- **EIA RS-232-C INPUT STANDARDS**
- MIL-STD-188C INPUT STANDARDS
- **VARIABLE HYSTERESIS CONTROL**
- HIGH COMMON-MODE REJECTION
- $R_{IN}$  CONTROL (5  $k\Omega$  OR 10  $k\Omega$ )
- **WIRED-OR CAPABILITY**
- CHOICE OF INVERTING AND NON-INVERTING INPUTS
- **OUTPUTS AND STROBE TTL COMPATIBLE**

#### Absolute Maximum Ratings

ribeerate maximum matinge	
V _{CC+} to Ground	0 V to +15 V
V _{CC} — to Ground	0 V to -15 V
Input Voltage Referred to	
Ground Pin	± 25 V
Strobe to Ground Voltage	-0.5 V to +5.5 V
Maximum Applied Output Voltage	-0.5 V to +15 V
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	
Military (9627)	-55°C to +125°C
Commercial (9627C)	0°C to +70°C
Internal Power Dissipation	
(Note 1)	730 mW
Pin Temperature	
Ceramic DIP, (Soldering, 60 s)	300°C


260°C

#### Notes

1. Above 65°C ambient temperature, derate linearly at 8.3 mW/°C

Molded DIP (Soldering, 10 s)

#### **Connection Diagram** 16-Pin DIP




*Internal Connectionmake no connection to this pin.

#### Order Information

Type	Package	Code	Part No.
μ <b>Α</b> 9627	Ceramic DIP	6B	μA9627DM
μ <b>Α</b> 9627C	Ceramic DIP	6B	μA9627DC
μ <b>Α</b> .9627C	Molded DIP	9B	μA9627PC

#### Equivalent Circuit (1/2 of circuit shown)



 $C_1 = C_2 = C_3 = C_4 = 1.1 \text{ pF}$ Pin 4 and 13 = Internal connection

#### μ**Α9627**

DC Characteristics  $V_{CC+}=12~V~\pm~10\%, V_{CC-}=-12~V~\pm~10\%$  over Operating Temperature Range, unless otherwise specified.

#### MIL • STD • 188C

Symbol	Characteristic	Condition (Pins 6 and 11 Open, Inverting Inputs Open, Pin 1 Open)	Min	Тур	Max	Unit
V _{OL}	Output LOW Voltage	$V_{CC+} = +10.8 \text{ V}, V_{CC-} = -13.2 \text{ V}$ Non-Inverting Input = -0.6 V, $I_{OL} = 6.4 \text{ mA}$			0.4	V
V _{OH}	Output HIGH Voltage	$V_{CC+} = +10.8 \text{ V}, V_{CC-} = -13.2 \text{ V}$ Non-Inverting Input = +0.6 V, $I_{OH} = -0.5 \text{ mA}$	2.4			V
Isc	Output Shorted Current	$V_{CC+} = +13.2 \text{ V}, V_{CC-} = -10.8 \text{ V}$ Non-Inverting Input = +0.6 V Outputs Grounded			3.0	mA
I _{IH} (Strobe) Input HIGH Current (Stro	Input HIGH Current (Strobe)	$V_{CC+} = +10.8 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$ $V_S = 2.4 \text{ V}$			40	μΑ
	impat riidir Garrent (Girobe)	Non-Inverting Input = $+0.6 \text{ V}$ $V_S = 5.5 \text{ V}$			1.0	mA
R _{IN}	Input Resistance	V _{CC+} = +13.2 V, V _{CC-} = -13.2 V Non-Inverting Input = +3.0 V or -3.0 V	6.0			kΩ
I _{TH+}	Positive Threshold Current	V _{OUT} = 2.4 V			100	μΑ
I _{TH} _	Negative Threshold Current	V _{OUT} = 0.4 V	-100			μΑ
V _{IL} (Strobe)	Input LOW Voltage (Strobe)	V _{Non-Inverting Input} = -0.6 V			0.8	V
V _{IH} (Strobe)	Input HIGH Voltage (Strobe)	V _{Non-Inverting Input} = +0.6 V V _{CC+} = +13.2 V, V _{CC-} = -10.8 V	2.0			v
1.	Positive Supply Current	V _{Non-Inverting Input} = −0.6 V			18	mA
1+	r oshive Supply Currell	$T_A = +125$ °C (9627)			12.4	7
1_	Negative Supply Current	V _{Non-Inverting Input} = +0.6 V	-16			mA
'-	Tregative Supply Surrellt	$T_A = +125$ °C (9627)	-11.4			'''\^

#### **RS-232C**


Symbol	Characteristic	Condition (Non-Inverting Inputs Connected to Ground, R _{IN} Inputs Connected to Inverting Inputs, Pin 1 Connected to V _{CC} —)	Min	Тур	Max	Unit
	Input Resistance	V _{IN} = +3.0 V to +25 V	3.0		7.0	kΩ
R _{IN}		$V_{IN} = -3.0 \text{ V to } -25 \text{ V}$	3.0		7.0	kΩ
V _{IN}	Input Voltage	Open Circuit	-2.0		2.0	V
V _{TH+}	Positive Threshold Voltage				+3.0	V
V _{TH} -	Negative Threshold Voltage		-3.0			V

#### AC Characteristics $T_A = +25$ °C, $V_{CC+} = +12$ V, $V_{CC-} = -12$ V, MIL-STD-188C • RS-232C


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time	See AC Test Circuit		60	250	ns
t _{PHL}	Propagation Delay Time	See AC Test Circuit		84	250	ns

#### 6

#### **AC Test Circuit and Waveforms**




#### **Threshold Current Matching Circuit**




ADJUST POT TO ACHIEVE POSITIVE THRESHOLD CURRENT AND NEGATIVE THRESHOLD CURRENT MATCHING

#### Notes


15 pF includes jig capacitance All diodes are FD777 or equivalent



## EIA RS-232C Interface with Failsafe Receiver (Pin 1 Connected to $\mbox{V}_{\mbox{CC}-})$



## MIL-STD-188C Interface (Pin 1 Open)



Capacitor for transmitter waveshaping at applicable modulation rate



A Schlumberger Company

# μA9636A Dual Programmable Slew Rate Line Driver EIA RS-423 Driver

Interface Products

#### Description


The  $\mu$ A9636A is a TTL/CMOS compatible, dual, single-ended, line driver which has been specifically designed to satisfy the requirements of EIA Standard RS-423.

The  $\mu$ A9636A is suitable for use in digital data transmission systems where signal wave shaping is desired. The output slew rates are jointly controlled by a single external resistor connected between the wave shaping control (WS) pin and ground. This eliminates any need for external filtering of the output signals. Output voltage levels and slew rates are independent of power supply variations. Current limiting is provided in both output states. The  $\mu$ A9636A is designed for nominal power supplies of  $\pm$  12 V.

Inputs are TTL compatible with input current loading low enough (1/10 UL) to be also compatible with CMOS logic. Clamp diodes are provided on the inputs to limit transients below ground.

- PROGRAMMABLE SLEW RATE LIMITING
- MEETS EIA RS-423 REQUIREMENTS
- COMMERCIAL OR MILITARY TEMPERATURE RANGE
- OUTPUT SHORT CIRCUIT PROTECTION
- TTL AND CMOS COMPATIBLE INPUTS

#### Connection Diagram 8-Pin DIP




(Top View)

#### Order Information

Туре	Package	Code
μA9636A	Ceramic DIP	6T
μA9636A	Ceramic DIP	6T
μA9636A	Molded DIP	9T

Part No. μA9636ARM μA9636ARC μA9636ATC

#### **RS-423** System Application



#### Note

Newer versions will not require the external diode and normal operation is not impaired if the diode is absent

Absolute Maximum Ratings T_A = 25°C unless

otherwise noted V_{CC}+ Pin Potential to Ground Pin V_{CC}- to +15 V

 $V_{CC}-$  Pin Potential to Ground Pin +0.5 to -15 V  $V_{CC}+$  Pin Potential to  $V_{CC}-$  Pin 0 to +30 V Output Potential to Ground Pin  $\pm$  15 V

Output Potential to Ground Pin ± 15 V
Output Source Current -150 mA
Output Sink Current 150 mA

Internal Power Dissipation (Note 1)

9T Molded DIP 1.3 W 6T Ceramic DIP 1.15 W Operating Temperature

Military (9636ARM) -55°C to 125°C Commercial (9636ARC/ATC) 0°C to 70°C Control Temperature -65°C to 150°C

Pin Temperature

Molded DIP (Soldering, 10 s) 260° C Ceramic DIP (Soldering, 60 s) 300° C

#### Notes

 Derate at 7.7 mW/°C for ambient temperature above 25°C for 6T package and derate 11.1 mW/°C for 9T package.

### μA9636A Recommended Operating Conditions

	μ <b>A9636ARM</b>			μ <b>A9636</b>			
Characteristic	Min	Тур	Max	Min	Тур	Max	Unit
Positive Supply Voltage (V _{CC+} )	10.8	12	13.2	10.8	12	13.2	V
Negative Supply Voltage (V _{CC} _)	-13.2	-12	-10.8	-13.2	-12	-10.8	V
Operating Ambient Temperature (T _A )	-55	25	125	О	25	70	°C
Wave Shaping Resistance (Rws)	10		500	10		1000	kΩ

## μΑ9636Α Electrical Characteristics Over recommended temperature supply voltage and wave shaping resistance ranges unless noted.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{OH1} V _{OH2} V _{OH3}	Output HIGH Voltage	$R_L$ to GND ( $R_L = \infty$ ) $R_L$ to GND ( $R_L = 3 \text{ k}\Omega$ ) $R_L$ to GND ( $R_L = 450 \Omega$ )	5.0 5.0 4.0	5.6 5.6 5.5	6.0 6.0 6.0	V V V
V _{OL1} V _{OL2} V _{OL3}	Output LOW Voltage	$R_L$ to GND ( $R_L = \infty$ ) $R_L$ to GND ( $R_L = 3 \text{ k}\Omega$ ) $R_L$ to GND ( $R_L = 450 \Omega$ )	-6.0 -6.0 -6.0	-5.7 -5.6 -5.4	-5.0 -5.0 -4.0	V V
RO	Output Resistance	450 $\Omega \leq R_L$		25	50	Ω
Isc+ Isc-	Output Short Circuit Current Output Short Circuit Current	$V_{OUT} = 0 \text{ V}, V_{IN} = 0 \text{ V}$ $V_{OUT} = 0 \text{ V}, V_{IN} = 2.0 \text{ V}$ (Note 2)	-150 15	-60 60	-15 150	mA mA
lox	Output Leakage Current	$V_{OUT} = \pm 6 V$ , Power-Off	-100		100	μΑ
V _{IH} V _{IL}	Input HIGH Voltage Input LOW Voltage		2.0		0.8	V V
V _{CD}	Input Clamp Diode	I _{IN} = 15 mA	-1.5	-1.1		V
I _I L	Input LOW Current	V _{IN} = 0.4 V	-80	-16		μΑ
I _{IH}	Input HIGH Current	V _{IN} = 2.4 V V _{IN} = 5.5 V		1.0 10	10 100	μA μA
Icc+	Positive Supply Current	$V_{CC+} = +12 \text{ V}, V_{CC-} = -12 \text{ V}$ $R_L = \infty, R_{WS} = 100 \text{ k}\Omega, V_{IN} = 0 \text{ V}$		13	18	mA
Icc-	Negative Supply Current	$V_{CC+} = +12 \text{ V}, V_{CC-} = -12 \text{ V}$ $R_L = \infty, R_{WS} = 100 \text{ k}\Omega, V_{IN} = 0 \text{ V}$	-18	-13		mA

#### Notes

^{2.} Only one output should be shorted at a time.


#### μ**Α9636A**

AC Characteristics  $T_A = 25$ °C,  $V_{CC} = \pm 12$  V  $\pm 10$ %, see AC Test Circuit


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _r	Output Rise Time	$R_{WS}$ = 10 kΩ $R_{WS}$ = 100 kΩ $R_{WS}$ = 500 kΩ $R_{WS}$ = 1000 kΩ	0.8 8.0 40 80	1.1 11 55 110	1.4 14 70 140	μs μs μs μs
tf	Output Fall Time	$R_{WS} = 10 k\Omega$ $R_{WS} = 100 k\Omega$ $R_{WS} = 500 k\Omega$ $R_{WS} = 1000 k\Omega$	0.8 8.0 40 80	1.1 11 55 110	1.4 14 70 140	μs μs μs μs

#### **Typical Performance Curves**


#### Input/Output Transfer Characteristic vs Temperature




#### **Input Current vs Input Voltage**




#### Output Current vs Output Voltage (Power On)




#### Output Current vs Output Voltage (Power Off)




#### **Supply Current vs Temperature**




#### **Transition Time vs Rws**



#### **AC Test Circuit and Waveforms**



 $\mathrm{C}_{\mathrm{L}}$  — Includes jig and probe capacitance



 $\begin{tabular}{lll} $V_{\mbox{IN}}$ & Amplitude & 3 0 V \\ Offset & 0 V \\ Pulse & Width & 500 $\mu s$ \\ PRR & 1 & kHz \\ t_r, t_f & 10 & ns \\ \end{tabular}$ 



A Schlumberger Company

## μA9637A Dual Differential Line Receiver

Interface Products

#### Description

The  $\mu$ A9637A is a Schottky Dual Differential Line Receiver which has been specifically designed to satisfy the requirements of EIA Standards RS-422 and RS-423. In addition, the  $\mu$ A9637A satisfies the requirements of MIL-STD 188-114 and is compatible with the International Standard CCITT recommendations. The  $\mu$ A9637A is suitable for use as a line receiver in digital data systems, using either single-ended or differential, unipolar or bipolar transmission. It requires a single 5 V power supply and has Schottky TTL compatible outputs. The  $\mu$ A9637A has an operational input common mode range  $\pm$ 7 V either differentially or to ground.

- DUAL CHANNELS
- SINGLE 5 V SUPPLY
- SATISFIES EIA STANDARDS RS-422 AND RS-423
- BUILT IN ±35 mV HYSTERESIS
- HIGH COMMON MODE RANGE
- HIGH INPUT IMPEDANCE
- **TTL COMPATIBLE OUTPUT**
- **SCHOTTKY TECHNOLOGY**

### Absolute Maximum Ratings $T_A = 25$ °C unless otherwise noted

Supply	Voltage	(V _{CC}	Potential	

to Ground) -0.5 V to 7.0 V Input Potential to Ground Pin  $\pm$  15 V

Input Potential to Ground Pin ± 15 V
Differential Input Voltage ± 15 V

Output Potential to Ground Pin -0.5 V to 5.5 V
Output Sink Current 50 mA

Internal Power Dissipation (Note 1)

6T Ceramic DIP 1.15 W 9T Molded DIP 1.3 W


**Operating Temperature** 

μΑ9637ARM -55°C to 125°C μΑ9637ARC, μΑ9637ATC 0°C to 70°C Storage Temperature -65°C to 150°C

Pin Temperature

Ceramic DIP (Soldering, 30 s) 300°C Molded DIP (Soldering, 10 s) 260°C

#### Connection Diagram 8-Pin DIP




#### **Order Information**

Code Type **Package** Part No. μA9637A Ceramic DIP 6T μA9637ARM μA9637A Ceramic DIP 6T μA9637ARC μA9637A Molded DIP 9T μA9637ATC

**Top View** 

#### **Equivalent Circuit**



 $\mu$ A9637A Recommended Operating Conditions

	μ <b>A9637ARM</b>			μ <b>A963</b>	μ <b>Α9637ARC</b> , μ <b>Α9637ATC</b>			
Characteristic	Min	Тур	Max	Min	Тур	Max	Unit	
Supply Voltage (V _{CC} )	4.5	5.0	5.5	4.75	5.0	5.25	V	
Operating Ambient Temperature (T _A )	-55	25	125	0	25	70	°C	

#### μ**A9637A**

Electrical Characteristics Over recommended temperature and supply voltage ranges, unless otherwise noted.

Symbol	Characteristic	Condition (1)	Min	Тур	Max	Unit
V _{TH}	Differential Input Threshold Voltage	$-7.0 \text{ V} \le \text{V}_{\text{CM}} \le 7.0 \text{ V} (3)$	-0.2		0.2	v
V _{TH(R)}	Differential Input Threshold Voltage	$-7.0 \text{ V} \le \text{V}_{\text{CM}} \le 7.0 \text{ V (4)}$	-0.4		0.4	v
liN .	Input Current	$V_{IN} = 10 \text{ V}, 0 \le V_{CC} \le 5.5 \text{ V} (5)$ $V_{IN} = -10 \text{ V}, 0 \le V_{CC} \le 5.5 \text{ V} (5)$	-3.25	1.1 -1.6	3.25	mA mA
V _{OL}	Output LOW Voltage	I _{OL} = 20 mA, V _{CC} = Min		0.35	0.5	V
VOH	Output HIGH Voltage	I _{OH} = -1.0 mA, V _{CC} = Min	2.5	3.5		٧
Isc	Output Short Circuit Current	V _{OUT} = 0 V, V _{CC} = Max (6)	-40	-75	-100	mA
lcc	Supply Current	$V_{CC} = Max$ , $V_{IN(+)} = 0.5 V$ , $V_{IN(-)} = GND$ , (Both outputs low)		35	50	mA
V _{HYST}	Input Hysteresis	V _{CM} = ±7 V (See curves)		70		mV

#### μΑ9637Α


AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 


Symbol	Characteristic	Condition (1)	Min	Тур	Max	Unit
tPLH	Propagation Delay Time LOW to HIGH	See AC Test Circuit		15	25	ns
t _{PHL}	Propagation Delay Time HIGH to LOW	See AC Test Circuit		13	25	ns

#### Notes


- 2 Use Min/Max values specified in recommended operating conditions
- 3. Typical limits are at  $V_{CC}$  = 5 0 V and 25°C
- 4.  $V_{DIFF}$  (Differential Input Voltage) =  $(V_{IN+}) (V_{IN-})$  $V_{CM}$  (Common Mode Input Voltage) =  $(V_{IN+})$  or  $(V_{IN-})$
- 5 500  $\Omega$   $\pm$  1% in series with inputs
- 6 The input not under test is tied to ground
- 7 Only one output should be shorted at a time.

## Typical Input/Output Transfer Characteristics






## AC Test Circuit and Waveforms



 $\mathbf{C}_{\underline{L}}$  includes jig and probe capacitance. All diodes are FD700 or equivalent.




 $V_{IN}$ 

Amplitude: 1 0 V Offset: 0.5 V Pulse Width: 100 ns

PRR. 5 MHz  $t_r t_f = \le 5 \text{ ns}$ 

#### **Typical Application**

#### RS-422 System Application (FIPS 1020) Differential Simplex Bus Transmission



#### Note

 $\rm R_{t} \geq$  50  $\Omega$  for RS-422 operation

 $\mathbf{R}_{t}$  combined with input impedance of receivers must be greater than 90  $\Omega.$ 



A Schlumberger Company

## μA9638 Dual High-Speed **Differential Line Driver** (EIA-RS-422)

Interface Products

#### Description

The 9638 is a Schottky, TTL-compatible Dual Channel Differential Line Driver, designed specifically to meet the EIA-RS-422 specifications. It is designed to provide unipolar differential drive to twisted-pair or parallel-wire transmission lines. The inputs are TTL compatible. The outputs are similar to totem-pole TTL outputs, with active pull-up and pull-down. The device features a short-circuit protected active pull-up with low output impedance and is specified to drive 50  $\Omega$  transmission lines at high speed. The mini DIP provides high package density.

- SINGLE 5 V SUPPLY
- SCHOTTKY TECHNOLOGY
- TTL AND CMOS-COMPATIBLE INPUTS
- **OUTPUT SHORT-CIRCUIT PROTECTION**
- INPUT CLAMP DIODES
- **COMPLEMENTARY OUTPUTS**
- MINIMUM OUTPUT SKEW (< 1 ns TYPICAL)
- 50 mA OUTPUT DRIVE CAPABILITY FOR 50  $\Omega$ TRANSMISSION LINES
- MEETS EIA-RS-422 SPECIFICATIONS
- PROPAGATION DELAY OF LESS THAN 10 ns
- "GLITCHLESS" DIFFERENTIAL OUTPUT
- DELAY TIME STABLE WITH V_{CC} AND

**TEMPERATURE VARIATIONS** 

(< 2 ns TYPICAL) (FIGURE 3)

#### **Absolute Maximum Ratings**

V_{CC} Pin Potential to Ground Pin -0.5 V to +7.0 V Input Voltage -0.5 V to +7.0 V 800 mW

Internal Power Dissipation Operating Temperature

9638RM

9638RC,9638TC Storage Temperature

Pin Temprature Molded DIP (Soldering, 10 s) Ceramic DIP (Soldering, 30 s)


260° C 300° C

-55°C to +125°C

-65°C to +150°C

0° C to 70° C

**Connection Diagram** 8-Pin DIP



(Top View)

#### **Order Information**

Type	Package	Code	Part No.
μΑ9638	Ceramic DIP	6T	μA9638RM
μΑ9638	Ceramic DIP	6T	μA9638RC
μΑ9638	Molded DIP	9T	μA9638TC

#### **Recommended Operating Conditions**

		9638R	9638RM			9638RC, 9638TC		
Symbol	Characteristic	Min	Тур	Max	Min	Тур	Max	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	4.75	5.0	5.25	V ·
ОН	Output HIGH Current			-50			-50	mA
OL	Output LOW Current			50			50	mA
TA	Ambient Temperature	-55		125	0		70	°C

#### Electrical Characteristics Over recommended ambient temperature, unless otherwise noted

Symbol	Characteristic	Condition (Notes 1 and 2)	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	,	2.0			V
· · ·	Innut I OW Voltage	9638RC, 9638TC			0.8	v
V _{IL}	Input LOW Voltage	9638RM			0.7	7 <b>v</b>
VI	Clamped Input Voltage	$V_{CC} = Min, I_{IN} = -18 \text{ mA}$		-1.0	-1.2	V
V _{OH}	Output HIGH Voltage	$V_{CC} = Min,$ $V_{IH} = V_{IH} Min,$ $I_{OH} = -10 \text{ mA}$	2.5	3.5		v
		V _{IL} = V _{IL} Max I _{OH} = -40 mA	2.0			7
V _{OL}	Output LOW Voltage	$V_{CC} = Min, V_{IH} = V_{IH} Min,$ $V_{IL} = V_{IL} Max, I_{OL} = 40 mA$			0.5	v
lın	Input Current at Maximum Input Voltage	V _{CC} = Max, V _{IN} Max = 5.5 V			50	μΑ
l _{IH}	Input HIGH Current	V _{CC} = Max, V _{IH} = 2.7 V			25	μΑ
IIL	Input LOW Current	$V_{CC} = Max$ , $V_{IL} = 0.5 V$			-200	μΑ
los	Short-Circuit Output Current	V _{CC} = Max, V _{OUT} = 0 V	-50		-150	mA
$V_T$ , $\overline{V}_T$	Terminated Output Voltage		2.0			٧
$V_T - \overline{V}_T$	Output Balance	See Figure 1			0.4	٧
vos,⊽os	Output Offset Voltage	See Figure 1			3.0	٧
√os−⊽os	Output Offset Balance				0.4	٧
l _x	Output Leakage Current	-0.25  V < Vx < 6.0  V			100	μΑ
lcc	Supply Current (both drivers)	All input at 0 V, V _{CC} = 5.5 V, no load		45	65	mA

#### **AC Characteristics**

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{PHL}	Propagation Delay			10 10	20 20	ns ns
t _f	Fall Time, 90% - 10%	$T_A = 25$ °C, $C_L = 15$ pF (Note 2), $R_L = 100 \Omega$ , See Figure 2		10	20	ns
tr	Rise Time, 10% - 90%			10	20	ns
t _{PA} -t _{PB}	Skew Between Outputs A and B			1		ns

#### Notes

¹ Use minimum and maximum values specified in recommended operating conditions.

^{2.} Typical limits are at  $V_{\mbox{CC}}$  = 5.0 and  $T_{\mbox{A}}$  = 25°C.

#### 6

#### **DC Test Circuit**

## Fig. 1 Terminated Output Voltage and Output Balance






Fig. 2 AC Test Circuit and Voltage Waveform







#### Notes

- 1 The pulse generator has the following characteristics Z $_{\rm OUT}$  = 50  $\Omega$ , PRR = 500 kHz  $t_{\rm W}$  = 100 ns,  $t_{\rm r}$   $\leq$  5 ns
- 2 C_L includes probe and jig capacitance

#### Fig. 3 Typical Delay Characteristics







A Schlumberger Company

## μ**A** 1488 RS-232C Quad Line Driver

Interface Products

**Connection Diagram** 

14-Pin DIP

#### Description

60 s)

10 s)

The µA1488 is an EIA RS-232C specified Quad Line Driver. This device is used to interface data terminals with data communications equipment. The  $\mu$ A 1488 is a pin-for-pin replacement of the MC1488.

- CURRENT LIMITED OUTPUT ± 10 mA TYP
- POWER-OFF SOURCE IMPEDANCE 300  $\Omega$  MIN
- SIMPLE SLEW RATE CONTROL WITH **EXTERNAL CAPACITOR**
- FLEXIBLE OPERATING SUPPLY RANGE


#### Absolute Maximum Ratings (at 25°C unless otherwise noted)

Power Supply Voltages +15 V VCC+ VCC--15 V Input Voltage Range (VIR) -15 Vdc to +7.0 Vdc **Output Signal Voltage** + 15 Vdc **Continuous Total Power** Dissipation (Note 1) 800 mW 0°C to 70°C Operating Temperature Storage Temperature -65°C to +150°C Pin Temperatures Ceramic DIP (Soldering,

300°C

260°C

## OUT A IN B1



#### Order Information Ty


Type	Package	Code	Part No.
μA 1488	Ceramic DIP	6A	μA1488DC
μΑ1488	Molded DIP	9A	μA1488PC

#### Notes

1 Above 60°C ambient temperatures, derate linearly at 8 3 mW/°C

#### Circuit Schematic (% of Circuit Shown)

Molded DIP (Soldering,



DC Characteristics  $V_{CC+}$  = +9.0 V  $\pm$  1%,  $V_{CC-}$  = -9.0 V  $\pm$  1%,  $T_A$  = 0 to +70°C, unless otherwise noted.

Symbol	Characteristic	Condition	Fig	Min	Тур	Max	Unit
IIL	Input LOW Current	V _{IL} = 0	1		1.0	1.6	mA
lн	Input HIGH Current	V _{IH} = 5.0 V	1			10	μΑ
	Output HICH Voltage	$V_{IL} = 0.8 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC+} = +9.0 \text{ V}, V_{CC-} = -9.0 \text{ V}$	2	+6.0	+7.0		v
VOH	Output HIGH Voltage	$V_{IL} = 0.8 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC+} = +13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$	2	+9.0	+10.5		V
Vai	Output LOW Voltage	$V_{IH} = 1.9 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC+} = +9.0 \text{ V}, V_{CC-} = -9.0 \text{ V}$	2	-6.0	-7.0		v
V _{OL}		$V_{IH} = 1.9 \text{ V}, R_L = 3.0 \text{ k}\Omega$ $V_{CC+} = +13.2 \text{ V},$ $V_{CC-} = -13.2 \text{ V}$	2	-9.0	-10.5	-	
los+	Positive Output Short-Circuit Current	V _{IL} = 0.8 V (Note 2)	3	+6.0	+10	+12	mΑ
I _{OS} -	Negative Output Short-Circuit Current	V _{IH} = 1.9 V (Note 2)	3	-6.0	-10	-12	mA
ROUT	Output Resistance	$V_{CC+} = V_{CC-} = 0 V,$ $V_{O} = \pm 2.0 V$	4	300			Ω
lcc+	Positive Supply Current	$\begin{array}{l} R_L = \infty \\ V_{IH} = 1.9 \text{ V, } V_{CC+} = +0.9 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC-} = +9.0 \text{ V} \\ V_{IH} = 1.9 \text{ V, } V_{CC+} = +12 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC+} = +12 \text{ V} \\ V_{IH} = 1.9 \text{ V, } V_{CC+} = +15 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC+} = +15 \text{ V} \end{array}$	5		+15 +4.5 +19 +5.5	+20 +6.0 +25 +7.0 +34 +12	mA
Icc-	Negative Supply Current	$\begin{array}{l} R_L = \infty \\ V_{IH} = 1.9 \text{ V, } V_{CC-} = -9.0 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC-} = -9.0 \text{ V} \\ V_{IH} = 1.9 \text{ V, } V_{CC-} = -12 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC-} = -12 \text{ V} \\ V_{IH} = 1.9 \text{ V, } V_{CC-} = -15 \text{ V} \\ V_{IL} = 0.8 \text{ V, } V_{CC-} = -15 \text{ V} \end{array}$	5		-13 -18	-17 -15 -23 -15 -34 -2.5	μΑ mA μΑ mA
PC	Power Consumption	$V_{CC+} = 9.0 \text{ V}, V_{CC-} = -9.0 \text{ V}$ $V_{CC+} = 12 \text{ V}, V_{CC-} = -12 \text{ V}$				333 576	mW

AC Characteristics  $V_{CC+}$  = +9.0 V  $\pm$  1%,  $V_{CC-}$  = -9.0 V  $\pm$  1%,  $T_A$  = 25°C


Symbol	Characteristic	Condition	Fig	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}$	6		220 70	350 175	ns
t _f	Fall Time Rise Time	$R_L = 3.0 \text{ k}\Omega, C_L = 15 \text{ pF}$	6		70 55	75 100	ns

#### Notes


² Maximum Package Power Dissipation may be exceeded if all outputs are shorted simultaneously

#### **Typical Performance Curves**


Transfer Characteristics as a Function of Power Supply Voltage




Output Voltage and Current Limiting Characteristics




Short-Circuit Output Current as a Function of Temperature



Maximum Operating Temperature as a Function of Power Supply Voltage



Output Slew Rate as a Function of Load Capacitance



#### **DC Test Circuits**

Fig. 1 Input Current




Fig. 2 Output Voltage




Fig. 3 Output Short-Circuit Current




Fig. 4 Output Resistance (Power-off)




Fig. 5 Power-Supply Currents





Fig. 6 AC Test Circuit and Voltage Waveform



t_r and t_f are measured 10% to 90%



A Schlumberger Company

### $\mu$ A1489 • $\mu$ A1489A RS-232C Quad Line Receivers

Interface Products

#### Description

The  $\mu$ A1489 and the  $\mu$ A1489A are EIA RS-232C specified Quad Line Receivers. These devices are used to interface data terminals with data communications equipment. The  $\mu$ A1489 and  $\mu$ A1489A are pin-for-pin replacements of the MC1489 and MC1489A respectively.

- INPUT RESISTANCE 3.0 k $\Omega$  to 7.0 k $\Omega$
- INPUT SIGNAL RANGE ±30 V
- INPUT THRESHOLD HYSTERESIS BUILT IN
- **RESPONSE CONTROL** 
  - a) LOGIC THRESHOLD SHIFTING
  - **b) INPUT NOISE FILTERING**

#### **Absolute Maximum Ratings**


Ceramic DIP (Soldering, 60 s) 300°C Molded DIP (Soldering, 10 s) 260°C

Notes

Pin Temperatures

1 Above 60°C ambient temperature, derate linearly at 8 3 mW/°C


## Connection Diagram 14-Pin DIP



(Top View)

#### Order Information Type Package Code Part No. μA1489 Ceramic DIP 6A μA1489DC Molded DIP μA1489 9A μA1489PC μA1489A Ceramic DIP 6A μA1489ADC Molded DIP μA1489APC μA1489A 9A

#### Circuit Schematic (1/4 of circuit shown)



## DC Characteristics $V_{CC} = 5.0 \text{ V} \pm 1\%$ , response control pin is open, $T_A = 0$ °C to 70 °C unless otherwise noted.


Symbol	Characteristic	Condition		Fig	Min	Тур	Max	Unit
liH	Positive Input Current	V _{IH} = 25 V V _{IH} = 3.0 V	1 111				8.3	mA
IIL	Negative Input Current	$V_{IL} = -25 \text{ V}$ $V_{IL} = -3.0 \text{ V}$			-3.6 -0.43		-8.3	mA
.,	land Turn on Threehold Vallege	T _A =25°C,	μA1489	_	1.0		1.5	v
VIHL	Input Turn-on Threshold Voltage	$V_{OL} \leq 0.45 V$	μA1489A	2	1.75	1.95	2.25	
		$T_A = 25^{\circ}C$ ,	μA1489		0.75		1.25	v
V _{ILH}	Input Turn-off Threshold Voltage	$V_{OH} \ge 2.5 V$ , $I_L = -0.5 \text{ mA}$	μA1489A	2	0.75	0.8	1.25	
	Outside HOLL Vallage	V _{IH} = 0.75 V, I _L =	$V_{IH} = 0.75 \text{ V}, I_L = -0.5 \text{ mA}$		2.6	4.0		
VOH	Output HIGH Voltage	Input open circuit	, I _L = -0.5 mA	2	2.6	4.0	5.0	V
V _{OL}	Output LOW Voltage	V _{IL} = 3.0 V, I _L =	V _{IL} = 3.0 V, I _L = 10 mA			0.2	0.45	V
los	Output Short-circuit Current			3		3.0		mΑ
Icc	Power Supply Current	V _{IH} = 5.0 V		4		20	26	mA
PC	Power Consumption	V _{IH} = 5.0 V	V _{IH} = 5.0 V			100	130	mW

#### AC Characteristics $V_{CC} = 5.0 \text{ V} \pm 1\%$ , $T_A = 25 ^{\circ}\text{C}$


Symbol	Characteristic	Condition	Fig	Min	Тур	Max	Unit
tPLH	Barra Balan Tima	$R_{L} = 3.9 \text{ k}\Omega$	_		25	85	
tPHL	ropagation Delay Time	$R_L = 390 \Omega$	5		25	50	ns
t _r	Rise Time	$R_L = 3.9 \text{ k}\Omega$			120	20 175	ns
tf	Fall Time	$R_L = 390 \Omega$	5		10	20	

#### **Typical Performance Curves**


#### Input Current as a Function of Input Voltage



## Input Threshold Voltage as a Function of Temperature




## Input Threshold Voltage as a Function of Power Supply Voltage




#### Performance Curves (Cont.)

#### μA1489 Input Threshold Voltage Adjustment



## $\mu$ A 1489A Input Threshold Voltage Adjustment



#### **Test Circuits**

Fig. 1 Input Current




Fig. 3 Output Short-Circuit Current




Fig. 2 Output Voltage and Input Threshold Voltage






Fig. 4 Power Supply Current




#### Fig. 5 AC Test Circuit and Voltage Waveforms




#### Note

 $C_{\mbox{\scriptsize T}}=$  15 pf = Total parasitic capacitance, which includes probe and jig capacitance.



#### Fig. 6 Response Control Node



#### Notes

Capacitor is for noise filtering Resistor is for threshold shifting



μΑ55/75107Α•μΑ75107Β  $\mu$ A75108B A Schlumberger Company **Dual Line Receivers** 

Interface Products

#### Description

The devices in this series are high-speed, twochannel Line Receivers with common voltage supply and ground terminals. They are designed to detect input signals of 25 mV (or greater) amplitude and convert the polarity of the signal into appropriate TTL compatible output logic levels. They feature high-input impedance and low-input currents which induce very little loading on the transmission line making these devices ideal for use in party line systems. The receiver input common mode voltage range is ±3 V but can be increased to ± 15 V by the use of input attenuators. Separate or common strobes are available. The 55/75107 circuits feature an active pull-up (totem-pole output). The 75108B circuit features an open collector output configuration that permits wired-OR connections. The receivers are designed to be used with the 55110/75110A line drivers. These line receivers are useful in high-speed balanced, unbalanced and party-line transmission systems and as data comparators.

- **HIGH SPEED**
- STANDARD SUPPLY VOLTAGES
- **DUAL CHANNELS**
- HIGH COMMON-MODE REJECTION RATIO
- HIGH INPUT IMPEDANCE
- HIGH INPUT SENSITIVITY
- INPUT COMMON-MODE VOLTAGE RANGE OF +3 V
- SEPARATE OR COMMON STROBES
- **WIRED-OR OUTPUT CAPABILITY**
- HIGH dc NOISE MARGINS
- **STROBE INPUT CLAMP DIODES**
- INPUT IS DIODE PROTECTED AGAINST POWER-OFF LOADING ON B VERSIONS DEVICES


#### Aheolute Maximum Ratinge

Molded DIP (Soldering, 10 s)

Absolute maximum ratings	
Supply Voltage (Note 1)	±7 V
Internal Power Dissipation	
(Note 3)	670 mW
Differential Input Voltage (Note 2)	±6 V
Common Mode Input Voltage	
(Note 1)	±5 V
Strobe Input Voltage (Note 1)	5.5 V
Operating Temperature Range	
55107A	-55°C to +125°C
75107A/107B/108B	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Pin Temperature	
Ceramic DIP	
(Soldering, 60 s)	300°C

260°C


#### Connection Diagram 14-Pin DIP



Order Information							
Type	Package	Code	Part No.				
μA55107A	Ceramic DIP	6A	μA55107ADM				
μA75107A	Ceramic DIP	6A	μA75107ADC				
μA75107A	Molded DIP	9A	μA75107APC				
μA75107B	Ceramic DIP	6A	μA75107BDC				
μA75107B	Molded DIP	9A	μA75107BPC				
μA75108B	Molded DIP	9A	μA75108BPC				

- 1. These voltages are with respect to network ground terminal.
- 2. These voltage values are at the noninverting (+) terminal with respect to the inverting (-) terminal.
- 3. For Ceramic DIP rating applies to ambient temperatures up to 70°C, above 70°C derate linearly at 8.3 mW/°C.

#### **Equivalent Circuit**




#### Note

Components shown with dashed lines are applicable to the 55107A and 75107B only. See description for differences between A and B versions


Pin 3 not connected

Circuit Differences Between A and B Versions
The essential difference between the 55/75107A and
75107B versions is shown in the following
schematics of the input stage:

#### "A" Version




#### "B" Version




The input protection diodes are useful in certain partyline systems which may have multiple  $V_{CC+}$  power supplies and, in which case, may be operated with some of the  $V_{CC+}$  supplies turned off. In such a system, if a supply is turned off and allowed to go to ground, the equivalent input circuit connected to that supply would be as follows:

#### "A" Version



#### "B" Version




This would be a problem in specific systems which might possibly have the transmission lines biased to some potential greater than 1.4 V. Since this is not a widespread application problem, both the A and B versions will be available. The ratings and characteristic specifications of the B versions are the same as those of the A versions.

#### **Truth Table**

Differential Inputs	Strobes		Output
A-B	G	S	
$V_{\text{ID}} \geq 25 \text{ mV}$	L or H	L or H	Н
	L or H	L	Н
$-25\mathrm{mV} < \mathrm{V_{ID}} < 25\mathrm{mV}$	L	L or H	Н
	Н	Н	Indeterminate
	L or H	L	Н
$V_{\text{ID}} \leq -25 \; \text{mV}$	L	L or H	Н
	Н	Н	L

#### Recommended Combinations of Input Voltage for Line Receivers



## $\mu$ A55/75107A • $\mu$ A75107B $\mu$ A75108B

#### 55/75107A, 75107B

DC Characteristics Ratings apply over full ambient temperature range with  $V_{CC+} = Max$  and  $V_{CC-} = Max$ , unless otherwise noted (Notes 4 & 6)

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
lн	Input HIGH Current	$V_{DIFF} = 0.5 \text{ V}, V_{CM} = -3 \text{ V to } +3$	V	30	75	μΑ
IIL	Input LOW Current	$V_{DIFF} = -2 \text{ V}, V_{CM} = -3 \text{ V to } +3$	V		-10	μΑ
I	Coto Input HIGH Current	V _{GATE} = 2.4 V			40	μΑ
l _{IH(G)}	Gate Input HIGH Current	V _{GATE} = V _{CC} +			1.0	mA
l _{IL(G)}	Gate Input LOW Current	V _{GATE} = 0.4 V			-1.6	mA
l	Strobe Input HIGH Current	V _{STROBE} = 2.4 V			80	μΑ
l _{IH} (S)	Strobe input midn current	V _{STROBE} = V _{CC} +			2.0	mA
I _{IL(S)}	Strobe Input LOW Current	V _{STROBE} = 0.4 V			-3.2	mA
V _{OH}	Output HIGH Voltage	$I_L = -400 \mu A,$ $V_{CC+} = MIN$ $V_{CM} = -3 V \text{ to } +3 V$ $V_{CC-} = MIN$				v
V _{OL}	Output LOW Voltage	ISINK = 16 mA,   V _{CC+} = MIN   V _{CM} = -3 V to +3 V   V _{CC-} = MIN			0.4	v
Isc	Short-Circuit Output Current	V _{OUT} = 0 (Note 5)	-18		-70	mA
I _{CC+}	Positive Supply Current	V _{OUT} = V _{OH} , I _L = 0, T _A = 25°C		18	30	mA
I _{CC} -	Negative Supply Current	$V_{OUT} = V_{OH}$ , $I_L = 0$ , $T_A = 25$ °C		-8.4	-15	mA

#### 55/75107A,75107B

AC Characteristics  $V_{CC+} = +5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $R_L = 390 \Omega$ ,  $C_L = 50 \text{ pF}$ ,  $T_A = 25 ^{\circ}\text{C}$ . See Test Circuit

t _{PLH} (D)	17	25	ns
tpHL(D)	17	25	ns
t _{PLH} (S) Propagation Delay Time	10	15	ns
t _{PHL} (S)	10	15	ns

#### Notes

- 4 For 55107A guaranteed supply voltage range is  $\pm$  4 5 V to  $\pm$ 5 5 V Operating temperature range is  $-55^{\circ}C \leq T_{A} \leq +125^{\circ}C$ 
  - For 75107A/B and 75108B guaranteed supply voltage range is  $\pm 4$  75 V to  $\pm 5$  25 V. Operating temperature range is  $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$
- 5 Not more than one (1) output should be shorted at a time
- 6  $V_{CC-}$  Max implies  $V_{CC-}$  = -5.5 V or -5.25 V, depending on device type

#### 75108B

DC Characteristics Ratings apply over full ambient temperature range with  $V_{CC+} = Max$  and  $V_{CC-} = Max$ , unless otherwise noted (Notes 4 & 6)

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
lін	Input HIGH Current	V _{DIFF} = 0.5 V, V _{CM} =	= -3 V to +3 V		30	75	μΑ
l _{IL}	Input LOW Current	V _{DIFF} = −2 V, V _{CM} =	= -3 V to +3 V			-10	μΑ
1	Gate Input HIGH Current	V _{GATE} = 2.4 V				40	μΑ
l _{IH} (G)	Gate iliput nigh Current	VGATE = VCC+				1.0	mA
l _{IL(G)}	Gate Input LOW Current	V _{GATE} = 0.4 V				-1.6	mA
	Strobe Input HIGH Current	V _{STROBE} = 2.4 V				80	μΑ
l _{IH} (S)	Strobe input high Current	V _{STROBE} = V _{CC} +				2.0	mA
IL(S)	Strobe Input LOW Current	V _{STROBE} = 0.4 V				-3.2	mA
V _{OL}	Output LOW Voltage	I _{SINK} = 16 mA,	V _{CC+} = MIN		0.4	v	
VOL	Output LOW Voltage	$V_{CM} = -3 \text{ V to } +3 \text{ V}$	$V_{CC-} = MIN$	]			0.4
lou	Output HIGH Current	V _{OUT} = V _{CC} +	$V_{CC+} = MIN$			250	μΑ
ЮН	Output High Current	V001 - VCC+	V _{CC} - = MIN				
lcc+	Positive Supply Current	V _{OUT} = V _{OH} , I _L = 0, T _A = 25°C			18	30	mA
Icc-	Negative Supply Current	V _{OUT} = V _{OH} , I _L = 0, T _A = 25°C			-8.4	-15	mA

#### 75108F

**AC Characteristics**  $V_{CC+} = +5 \text{ V}, V_{CC-} = -5 \text{ V}, R_L = 390 \Omega, C_L = 15 pF, T_A = 25°C.$  See Test Circuit


t _{PLH} (D)	Propogation Delay Time		19	25	ns
t _{PHL} (D)			19	25	ns
t _{PLH} (S)			13	20	ns
t _{PHL} (S)			13	20	ns

#### Notes


- For 55107A guaranteed supply voltage range is ±4 5 V to ±5.5 V. Operating temperature range is -55°C ≤ T_A ≤ +125°C.
  - For 75107A/B and 75108B guaranteed supply voltage range is  $\pm 4.75$  V to  $\pm 5.25$  V. Operating temperature range is  $0^{\circ}C \le T_A \le 70^{\circ}C$ .
- 5. Not more than one (1) output should be shorted at a time.
- V_{CC} Max implies V_{CC} = -5.5 V or -5.25 V, depending on device type.

#### **Typical Performance Curves**


#### Output Voltage vs Differential Input Voltage



#### Input HIGH Current Into 1A or 2A vs Ambient Temperature




#### High Logic Level Supply Current vs Ambient Temperature




#### Performance Curves (Cont.)


#### 55/75107A, 75107B Propagation Delay Time (Differential Inputs) vs Ambient Temperature




75108B Propagation Delay Time LOW-to-HIGH Level vs Ambient Temperature




#### 75108B Propagation Delay Time HIGH-to-LOW Level vs Ambient Temperature




#### 75108B Propagation Delay Time (Strobe Inputs) vs Ambient Temperature




55/75107A, 75107B Propagation Delay Time (Strobe Inputs) vs Ambient Temperature



#### **Voltage Waveforms**



#### **AC Test Circuit**



#### Notes

- 1 The pulse generators have the following characteristics  $Z_{OUT}=50~\Omega,~t_f=t_f=10~\pm~5$  ns,  $t_{p,1}=500$  ns, PRR = 1 MHz,  $t_{p,2}=1~\mu s$ , PRR = 500 kHz
- 2 Strobe input pulse is applied to Strobe A when inputs A1-A2 are being tested to common Strobe when inputs A1-A2 or
- B1-B2 are being tested, and to Strobe B when inputs B1-B2 are being tested.
- 3 C₁ includes probe and jig capacitance
- 4 All diodes are 1N916

#### **Application**

The 55/75107A dual line circuits are designed specifically for use in high-speed data transmission systems that utilize balanced, terminated transmission lines such as twisted-pair lines. The system operates in the balanced mode, so that noise induced on one line is also induced on the other. The noise appears common-mode at the receiver input terminals where it is rejected. The ground connection between the line driver and receiver is not part of the signal circuit so that system performance is not affected by circulating ground currents.

The unique driver output circuit allows terminated transmission lines to be driven at normal line impedances. High-speed system operation is ensured since line reflections are virtually eliminated when terminated lines are used. Cross-talk is minimized by low signal amplitudes and low line impedances.

The typical data delay in a system is approximately (30 + 1.3L) ns, where L is the distance in feet separating the driver and receiver. This delay includes one gate delay in both the driver and receiver.

Data is impressed on the balanced-line system by unbalancing the line voltages with the driver output current. The driven line is selected by appropriate driver-input logic levels. The voltage difference is approximately:


$$V_{DIFF} \simeq 1/2 I_{OUT(on)} \cdot R_T$$

High series line resistance will cause degradation of the signal. The receivers, however, will detect signals as low as 25 mV (or less). For normal line resistances, data may be recovered from lines of several thousand feet in length.


Line-termination resistors (R_T) are required only at the extreme ends of the line. For short lines, termination resistors at the receiver only may prove adequate. The signal amplitude will then be approximately:

$$V_{DIFF} \simeq I_{OUT(on)} \cdot R_{T}$$

#### **Basic Balanced-Line Transmission System**



#### **Data-Bus or Party-Line System**




The strobe feature of the receivers and the inhibit feature of the drivers allow the 55/75107A dual line circuits to be used in data-bus or party-line systems. In these applications, several drivers and receivers may share a common transmission line. An enabled driver transmits data to all enabled receivers on the line while other drivers and receivers are disabled. Data is thus time-multiplexed on the transmission line. The 55/75107A device specifications allow widely varying thermal and electrical environments at the various driver and receiver locations. The data-bus system offers maximum performance at minimum cost.

The 55/75107A dual line circuits may also be used in unbalanced or single-line systems. Although these systems do not offer the same performance as balanced systems for long lines, they are adequate for very short lines where environment noise is not severe.

The receiver threshold level is established by applying a dc reference voltage to one receiver input terminal. The signal from the transmission line is applied to the remaining input. The reference voltage should be optimized so that signal swing is symmetrical about it for maximum noise margin. The reference voltage should be in the range of -3.0 V to +3.0 V. It can be provided by a voltage supply or by a voltage divider from an available supply voltage.

#### **Unbalanced or Single-Line Systems**



### Precautions in the Use of 55/75107A and 75108B Dual Line Receivers


The following precaution should be observed when using or testing 55/75107A line circuits.

When only one receiver in a package is being used, at least one of the differential inputs of the unused receiver should be terminated at some voltage between -3.0 V and +3.0 V, preferably at ground. Failure to do so will cause improper operation of the unit being used because of common bias circuitry for the current sources of the two receivers.


The 55/75107A and 75108B line receivers feature a common-mode input voltage range of  $\pm 3.0$  V. This satisfies the requirements for all but the noisiest system applications. For these severe noise environments, the common-mode range can be extended by the use of external input attenuators. Common-mode input voltages can in this way be reduced to  $\pm 3.0$  V at the receiver input terminals. Differential data signals will be reduced proportionately. Input sensitivity, input impedance and delay times will be adversely affected.

The 75108B line receivers feature an open-collectoroutput circuit that can be connected in the DOT-OR logic configuration with other 75108B outputs. This allows a level of logic to be implemented without additional logic delay.

### Increasing Common-Mode Input Voltage Range of Receiver



#### 75108B Wired-OR Output Connections





## $\mu$ A55/75110A Dual Line Drivers

Interface Products

#### Description

The  $\mu$ A55110A and  $\mu$ A75110A have improved output current regulation with supply voltage and temperature variations. The higher current outputs allow data to be transmitted over longer lines. These drivers offer optimum performance when used with the  $\mu$ A55107A,  $\mu$ A75107A and  $\mu$ A75108B line receivers.

These drivers feature independent channels with common voltage supply and ground terminals. The significant difference between the two drivers is in the output current specification. The driver circuits feature a constant output current that is switched to either of two output terminals by the appropriate logic levels at the input terminals. The output current can be switched off (inhibited) by LOW logic levels on the inhibit inputs.

The inhibit feature is provided so the circuits can be used in party-line or data-bus applications. A strobe or inhibitor, common to both drivers, is included for increased driver-logic versatility. The output current in the inhibited mode,  $I_{O(off)}$ , is specified so that minimum line loading is induced when the driver is used in a party-line system with other drivers. The output impedance of the driver in the inhibited mode is very high; the output impedance of output transistor is biased to cutoff.


- NO OUTPUT TRANSIENTS ON POWER-UP OR DOWN
- IMPROVED STABILITY OVER SUPPLY VOLTAGE AND TEMPERATURE RANGES
- CONSTANT-CURRENT, HIGH-IMPEDANCE OUTPUTS
- HIGH SPEED 15 ns
- STANDARD SUPPLY VOLTAGES
- INHIBITOR AVAILABLE FOR DRIVER SELECTION
- HIGH COMMON-MODE OUTPUT VOLTAGE RANGE (-3 V to 10 V)
- **TTL INPUT COMPATIBILITY**

#### **Function Table**

Inputs				0.44-			
Logic In		Inhi	bitor	Outputs	Outputs		
A	В	С	D	Υ	Z		
<u>A</u> X	X	L	Х	OFF	OFF		
X	X	Х	L	OFF	OFF		
L	X	Н	Н	ON	OFF		
X	L	Н	Н	ON	OFF		
Н	Н	Н	Н	OFF	ON		

H = HIGH, L = LOW, X = Don't Care

#### Connection Diagram 14-Pin DIP



#### Order Information

Type	Package	Code	Part No.
μA55110A	Ceramic DIP	6A	μA55110ADM
μA75110A	Ceramic DIP	6A	μA75110ADC
μA75110A	Molded DIP	9A	μA75110APC

#### **Absolute Maximum Ratings**

Over operating temperature range, unless otherwise specified Supply voltage,  $V_{CC+}$  (Note 1) 7 V Supply voltage,  $V_{CC-}$  -7 V Input voltage (any input) 5.5 V Output voltage (any output) -5 V to 12 V

Continuous total dissipation at T_A = 25°C (Note 2)
Ceramic DIP 900 mW

Molded DIP 1700 mW
Operating temperature range

#A55110A -55°C to 125°C

Pin temperature
Ceramic DIP Soldering (60 s) 300°C
Molded DIP Soldering (10 s) 260°C

#### Notes

- 1 Voltage values are with respect to network ground terminal.
- 2 For operation above 25°C ambient temperature, derate ceramic DIP at 8 mW/°C and molded DIP at 14 mW/°C

Recommended Operating Conditions (Note 3)

	55110	A		75110A	L				
Characteristic	Min	Тур	Max	Min	Тур	Max	Unit		
Supply Voltage V _{CC+}	4.5	5	5.5	4.75	5	5.25	V		
Supply Voltage V _{CC} -	-4.5	-5	-5.5	-4.75	-5	-5.25	V		
Positive Common Mode Output Voltage	0		10	0		10	V		
Negative Common Mode Output Voltage	0		-3	0		-3	V		
Operating Ambient Temperature Range	-55		125	0		70	°C		

Electrical Characteristics Over Recommended Operating Ambient Temperature Range (unless otherwise noted)

				55110	5110A/75110A		0A/75110A		
Symbol	Characteristic	•	Condition (Note 4)	Min	Typ (5)	Max	Unit		
V _{IH}	Input HIGH volta	age		2			V		
V _{IL}	Input LOW volta	age				0.8	V		
V _{IC}	Input clamp vol	tage	$V_{CC\pm} = MIN, I_{IN} = -12 \text{ mA}$		-0.9	-1.5	٧		
I _{O(on)}	On-state output current		$V_{CC\pm} = MAX, V_{OUT} = 10 V$ $V_{CC\pm} = MIN, V_{OUT} = -3 V$	6.5	12 12	15	mA		
I _{O(off)}	Off-state outpu	t current	$V_{CC\pm} = MIN, V_{OUT} = 10 V$			100	μΑ		
l _l	Input current	A, B or C Inputs	$V_{CC\pm} = MAX, V_{IN} = 5.5 V$			1	mA		
	input voltage	D input				2			
l _{IH}	Input HIGH	A, B or C Inputs	$V_{CC\pm} = MAX, V_{IN} = 2.4 V$			40	μΑ		
Current D	D Input				80				
կլ	Input LOW	A, B or C Inputs	$V_{CC\pm} = MAX, V_{IN} = 0.4 V$			-3	mA		
	Current	D Input				-6			
I _{CC+(on)}	Supply current V _{CC+} with drivenabled		V _{CC±} = MAX,		23	35			
I _{CC} -(on)	Supply current V _{CC} — with drivenabled		A & B inputs at 0.4 V, C & D inputs at 2 V		-34	-50	mA		
I _{CC+(off)}	Supply current V _{CC+} with driv inhibited		V _{CC±} = MAX,		21				
I _{CC} -(off)	Supply current V _{CC} — with driv inhibited		A, B, C, & D inputs at 0.4 V		-17		mA		

AC Characteristics  $V_{CC+} = 5 \text{ V}, V_{CC-} = -5 \text{ V}, T_A = 25^{\circ}\text{C}$ 

Symbol	Characteristic	From (Input)	To (Output)	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH	A or B	Y or Z	0 - 40 - 5		9	15	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	AGIB		$C_L = 40 \text{ pF},$		9	15	ns
t _{PLH}	Propagation Delay Time, LOW to HIGH	C 01 D	Y or Z	$R_L = 50 \Omega$ See <i>Figures</i>		16	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	C or D	TOFZ	See rigures		13	25	ns


### Notes

- When using only one channel of the line drivers, the other channel should be inhibited and/or its outputs grounded.
- 4. For conditions shown as MIN or MAX, use appropriate value

specified under recommended operating conditions.

5 All typical values are  $V_{CC+} = 5 \text{ V}$ ,  $V_{CC-} = -5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

### **Characteristic Measurement Information**



The pulse generators have the following characteristics


$$\rm Z_{OUT}$$
 = 50  $\Omega,\,t_{r}$  =  $t_{r}$  = 10  $\pm 5$  ns,  $t_{w\,1}$  = 500 ns, PRR = 1 MHz,

CL includes probe and jig capacitance

For simplicity, only one channel and the inhibitor connections


are shown

### **AC Test Circuit and Waveforms**




### **Typical Applications**

### **Simplex Operation**



SHIELD OR COMMON GROUND RETURN

### **Half-Duplex Operation**



- 1 All drivers are μΑ75110A or μΑ55110A. Receivers are μΑ75107A or μΑ75108B. Twisted-pair or coaxial transmission line should be used for minimum noise and cross talk.
- When only one driver in a package is being used, the outputs of the other driver should either be grounded or inhibited to reduce power dissipation.

## FAIRCHILD

A Schlumberger Company

## $\mu$ A75150 Dual Line Driver

Interface Products

### Description

The 75150 is a monolithic Dual Line Driver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232-C. A rate of 20,000 bits per second can be transmitted with a full 2500 pF load. Other applications are in data-transmission systems using relatively short single lines, in level translators, and for driving MOS devices. The logic input is compatible with most TTL and DTL families. Operation is from +12 V and -12 V power supplies.

- WITHSTANDS SUSTAINED OUTPUT SHORT-CIRCUIT TO ANY LOW-IMPEDANCE VOLTAGE BETWEEN -25 V AND +25 V
- 2.0 µs MAX TRANSITION TIME THROUGH THE +3.0 V TO -3.0 V TRANSITION REGION UNDER FULL 2500 pF LOAD
- INPUTS COMPATIBLE WITH MOST TTL AND DTL FAMILIES
- **COMMON STROBE INPUT**
- **INVERTING OUTPUT**
- SLEW RATE CAN BE CONTROLLED WITH AN EXTERNAL CAPACITOR AT THE OUTPUT
- STANDARD SUPPLY VOLTAGES ± 12 V

### Absolute Maximum Ratings

over operating ambient temperature range, unless otherwise noted.

Supply Voltage V_{CC+} (See Note 1) 15 V Supply Voltage V_{CC}-(See Note 1) -15 V Input Voltage (See Note) 15 V Applied Output Voltage ± 25 V (See Note) Operating Temperature 0°C to 70°C Storage Temperature Range -65°C to 150°C Pin Temperature 260°C Molded, (Soldering, 10 s)


Notes

1 Voltage values are with respect to network ground terminal.

### **Recommended Operating Conditions**

	Min	Тур	Max	Unit
Supply Voltage V _{CC+}	10.8	12	13.2	٧
Supply Voltage V _{CC} -	-10.8	-12	-13.2	V
Input Voltage, V _I	0		5.5	V
Applied Output Voltage, VO			± 15	V
Operating Ambient Temperature, T _A	o		70	°C

### Connection Diagram 14-Pin DIP




(Top View)

**Order Information** 

Type Package μΑ75150 Molded DIP

Code 9A **Part No.** μA75150PC

### Connection Diagram 8-Pin DIP




(Top View)

Order Information

Type Package μΑ75150 Molded DIP

Code 9T **Part No.** μA75150TC

### Schematic (each line driver)



Component values shown are nominal Pins 1, 6, 7, 8, 9, and 14 = not connected Pin connections are for 14-lead DIP **DC Characteristics**  $T_A = 0$  to  $70^{\circ}$ C, unless otherwise specified (Note 2)

Symbol	Characteristic	Test Figure	Condition		Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	1			2.0			٧
V _{IL}	Input LOW Voltage	2			1		0.8	٧
V _{OH}	Output HIGH Voltage	2	$V_{CC+} = 10.8 \text{ V}, V_{CC}$ $V_{IL} = 0.8 \text{ V}, R_{L} = 10.8 \text{ V}$		5.0	8.0		V
V _{OL}	Output LOW Voltage	1	$V_{CC+} = 10.8 \text{ V}, V_{CC}$ $V_{IH} = 2 \text{ V}, R_{L} = 3$	$V_{CC+} = 10.8 \text{ V}, V_{CC-} = -10.8 \text{ V}, V_{IH} = 2 \text{ V}, R_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega$		-8.0	-5.0	V
			$V_{CC+} = 13.2 \text{ V},$	Data Input		1.0	10	
lіН	Input HIGH Current	3	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 2.4 \text{ V}$	Strobe Input		2.0	20	μΑ
			$V_{CC+} = 13.2 \text{ V},$	Data Input		-1.0	-1.6	
I _{IL}	Input LOW Current	3	$V_{CC-} = -13.2 \text{ V},$ $V_{I} = 0.4$	Strobe Input		-2.0	-3.2	mA
				V _O = 25 V		2.0		
los	Short-Circuit Output Current	4	$V_{CC+} = 13.2 V,$	$V_{O} = -25 \text{ V}$		-3.0		mA
			$V_{CC-} = -13.2 \text{ V}$	$V_{O} = 0 V, V_{I} = 3 V$		15		
				$V_0 = 0 V, V_1 = 0 V$		-15		
	Supply Current from		$V_{CC+} = 13.2 \text{ V, } V_{CC}$	$_{CC-} = -13.2 \text{ V},$				
ICCH+	V _{CC+} , Output High	5	$V_{i} = 3 V, R_{L} = 3 k$	$\Omega$ ,		10	22	mA
ICCH-	Supply Current from V _{CC} -, Output HIGH		T _A = 25°C			-1.0	-10	mA
	Supply Current from		$V_{CC+} = 13.2 \text{ V, } V_{CC}$	$_{\rm CC-} = -13.2 \text{ V},$				
ICCL+	V _{CC+} , Output LOW	5	V _I = 3 V, R _L = 3 k	$\Omega$ ,		8.0	17	mA
I _{CCL}	Supply Current from V _{CC} -, Output LOW		T _A = 25°C			-9.0	-20	mA


AC Characteristics  $V_{CC+} = 12 \text{ V}, V_{CC-} = -12 \text{ V}, T_A = 25 ^{\circ}\text{C}.$ 

Symbol	Characteristic	Test Figure	Condition	Min	Тур	Max	Unit
tTLH	Transition Time, Output LOW to HIGH		C _L = 2500 pF,	0.2	1.4	2.0	μs
t _{THL}	Transition Time, Output HIGH to LOW	6	$R_L = 3 k\Omega \text{ to } 7 k\Omega$	0.2	1.5	2.0	μs
tTLH	Transition Time, Output LOW to HIGH		C _L = 15 pF,		40		ns
t _{THL}	Transition Time, Output HIGH to LOW	7°	$R_L = 7 k\Omega$		20		ns
t _{PLH}	Propagation Delay Time, Output LOW to HIGH		C _L = 15 pF,		60		ns
t _{PHL}	Propagation Delay Time, Output HIGH to LOW	]°	$R_L = 7 k\Omega$		45		ns

² The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic levels only, e.g., when -5 V is the maximum, the typical value is a more negative voltage. All typical values are at V_{CC+} = 12 V, V_{CC-} = -12 V, T_A = 25°C.

### **Typical Performance Curve**

### Typical Output Current vs Applied Output Voltage



### **Test Circuits**

Fig. 1 VIH, VOL






Fig. 2 VIL, VOH



Each input is tested separately


Fig. 3 I_{IH}, I_{IL}



#### Note


When testing  $I_{|\pmb{H}|},$  the other input is at 3 V, when testing  $I_{|\pmb{L}|},$  the other input is open

Fig. 4 los



 $I_{\mbox{OS}}$  is tested for both input conditions at each of the specified output conditions.


Fig. 5 ICCH+, ICCH-, ICCL+, ICCL-




*Arrows indicate actual direction of current flow. Current into a terminal is a positive value

### Fig. 6 Switching Characteristics

### **Test Circuit**



### **Voltage Waveforms**



- 1. The pulse generator has the following characteristics duty cycle  $\leq$  50%, Z_{OUT}  $\approx$  50  $\Omega$ .
- 2 C_I includes probe and jig capacitance



A Schlumberger Company

### μA75154 RS-232C Quad Line Receiver

Interface Products

### Description

The 75154 is a monolithic Quad Line Receiver designed to satisfy the requirements of the standard interface between data terminal equipment and data communication equipment as defined by EIA Standard RS-232C. Other applications are for relatively short, single-line, point-to-point data transmission and for level translators. Operation is normally from a single 5 V supply; however, a built-in option allows operation from a 12 V supply without the use of additional components. The output is compatible with most TTL and DTL circuits when either supply voltage is used.


In normal operation, the threshold control terminals are connected to the  $V_{CC1}$  terminal, pin 15, even if power is being supplied via the alternate  $V_{CC2}$  terminal, pin 16. This provides a wide hysteresis loop which is the difference between the positive-going and negative-going threshold voltages. In this mode of operation, if the input voltage goes to zero, the output voltage will remain LOW or HIGH as determined by the previous input.

For fail-safe operation, the threshold-control terminals are open. This reduces the hysteresis loop by causing the negative-going threshold voltage to be above zero. The positive-going threshold voltage remains above zero as it is unaffected by the disposition of the threshold terminals. In the fail-safe mode, if the input voltage goes to zero or an open-circuit condition, the output will go HIGH regardless of the previous input condition.

The 75154 is characterized for operation from 0° C to 70° C.

- INPUT RESISTANCE—3 kΩ TO 7 kΩ OVER FULL RS-232C VOLTAGE RANGE
- INPUT THRESHOLD ADJUSTABLE TO MEET FAIL-SAFE REQUIREMENTS WITHOUT USING EXTERNAL COMPONENTS
- BUILT-IN HYSTERESIS FOR INCREASED NOISE IMMUNITY
- INVERTING OUTPUT COMPATIBLE WITH DTL OR TTL
- OUTPUT WITH ACTIVE PULL-UP FOR SYMMETRICAL SWITCHING SPEEDS
- STANDARD SUPPLY VOLTAGES—5 V OR 12 V

### Connection Diagram 16-Pin DIP



Order Information

Туре	Package	Code	Part No.
μA75154	Ceramic DIP	6B	μA75154DC
μA75154	Molded DIP	9B	μA75154PC

### **Absolute Maximum Ratings**

Normal Supply Voltage	
(Pin 15), V _{CC1} (Note 1)	7 V
Alternate Supply Voltage	
(Pin 16), V _{CC2} (Note 1)	14 V
Input Voltage (Note 1)	± 25 V
Continuous Total Power	
Dissipation (Note 2)	800 mW
Operating Temperature Range	0°C to 70°C
Storage Temperature Range	-65°C to 150°C
Pin Temperatures	
Molded DIP (Soldering, 10 s)	260°C

**Recommended Operating Conditions** 


Ceramic DIP (Soldering, 60 s)

	Min	Тур	Max	Unit
Normal Supply Voltage				
(Pin 15), V _{CC1}	4.5	5	5.5	٧
Alternate Supply Voltage	ĺ			
(Pin 16), V _{CC2}	10.8	12	13.2	٧
Input Voltage			± 15	٧
Normalized Fan Out from				
Each Output, N			10	
Operating Ambient				
Temperature Range	0		70	°C

300°C

- Voltage values are with respect to the network ground terminal.
- Above 60°C ambient temperature, derate linearly at 8.3 mW/°C.

### **Equivalent Circuit**



#### Notes

Component values shown are normal. When using  $V_{CC1}$  (pin 15),  $V_{CC2}$  (pin 16) may be left open or shorted to  $V_{CC1}$ . When using  $V_{CC2}$ ,  $V_{CC1}$  must be left open or connected to the threshold control pins.

### **DC Characteristics** $T_A = 0$ to $70^{\circ}$ C unless otherwise specified (Note 5)

Symbol	Characteristic		Test Figure	Condition	Min	Typ(4)	Max	Unit
VIH	Input HIGH Voltage		1		3.0			٧
VIL	Input LOW Voltage	put LOW Voltage					-3.0	٧
V	Positive-Going	Normal Operation	1		0.8	2.2	3.0	V
V _{T+}		Fail-Safe Operation	<u> </u>		0.8	2.2	3.0	\ <u>\</u>
V _x Negative-Going		Normal Operation			-3.0	-1.1	0	v
V _T		Fail-Safe Operation	1		0.8	1.4	3.0	] <b>'</b>
V _{T+} - V _{T-} Hysteresis	Normal Operation			0.8	3.3	6.0		
VI+ VI-	liyatereals	Fail-Safe Operation	1		0	0.8	2.2	\ <b>v</b>
V _{OH}	Output HIGH Voltag	je	1	I _{OH} = -400 μA	2.4	3.5		٧
V _{OL}	Output LOW Voltag	je	1	I _{OL} = 16 mA		0.23	0.4	V
				$\Delta V_I = -25 \text{ V to } -14 \text{ V}$	3.0	5.0	7.0	
				$\Delta V_I = -14 \text{ V to } -3 \text{ V}$	3.0	5.0	7.0	k Ω
RI	Input Resistance		2	$\Delta V_{I} = -3 \text{ V to 3 V}$	3.0	6.0		
				$\Delta V_I = 3 V \text{ to } 14 V$	3.0	5.0	7.0	]
				$\Delta V_I = 14 \text{ V to } 25 \text{ V}$	3.0	5.0	7.0	]
V _{I (open)}	Open-Circuit Input	Voltage	3	I ₁ = 0	0	0.2	2.0	٧
los	Short-Circuit Output Current (Note 3)		4	$V_{CC1} = 5.5 \text{ V}, V_I = -5 \text{ V}$	-10	-20	-40	mA
I _{CC1}	Supply Current from	Supply Current from Vcc1		$V_{CC1} = 5.5 \text{ V}, T_A = 25^{\circ}\text{C}$	,	20	35	
lCC2	Supply Current from	n V _{CC2}	5	V _{CC2} = 13.2 V, T _A = 25°C		23	40	mA


Notes on following pages.

AC Characteristics  $V_{CC1} = 5.0 \text{ V}, T_A = 25 ^{\circ}\text{C}, n = 10$ 

Symbol	Characteristic	Test Figure	Condition	Min	Тур	Max	Unit
tPLH	Propagation Delay Time, LOW-to-HIGH				22		ns
tPHL	Propagation Delay Time, HIGH-to-LOW	]_	C 50 oF D 200 O		20		ns
tTLH	Transition Time, LOW-to-HIGH	٦٥	$C_L = 50 \text{ pF}, R_L = 390 \Omega$		9.0		ns
tTHL	Transition Time, HIGH-to-LOW	]			6.0		ns

### **Typical Characteristics**

### **Output Voltage Versus Input Voltage**




### Note

For normal operation, the threshold controls are connected to  $V_{CC\,1}$ , pin 15. For fail-safe operation, the threshold controls are open

- 3. Not more than one output should be shorted at a time.
- 4. All typical values are at  $V_{CC1} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .
- 5. The algebraic convention where the most-positive (least-negative) limit is designated as maximum is used in this data sheet for logic and threshold levels only, e.g., when -3 V is the maximum, the minimum limit is a more-negative voltage.

### **DC Test Circuits**

Fig. 1  $V_{IH}$ ,  $V_{IL}$ ,  $V_{T+}$ ,  $V_{T-}$ ,  $V_{OH}$ ,  $V_{OL}$ 



### Note

Arrows indicate actual direction of current flow. Current into a terminal is a positive value.


### **Test Table**

Test	Measure	in	Т	Out	V _{CC1} (Pin 15)	V _{CC2} (Pin 16)
Open-circuit input	Voн	Open	Open	Юн	4.5 V	Open
(fail safe)	Voh	Open	Open	Іон	Open	10.8 V
V _{T+} min,	VoH	0.8 V	Open	Іон	5.5 V	Open
V _T min (fail safe)	VoH	0.8 V	Open	Юн	Open	13.2 V
V _{T+} min (normal)	VoH	Note 6	Pin 15	Іон	5.5 V and T	Open
	VoH	Note 6	Pin 15	Іон	Т	13.2 V
V _{IL} max,	VoH	-3 V	Pin 15	Іон	5.5 V and T	Open
V _{T-} min (normal)	VoH	-3 V	Pin 15	Юн	Т	13.2 V
V _{IH} min, V _{T+} max,	V _{OL}	3 V	Open	loL	4.5 V	Open
V _{T—} max (fail safe)	Vol	3 V	Open	loL	Open	10.8 V
V _{IH} min, V _{T+} max	V _{OL}	3 V	Pin 15	loL	4.5 V and T	Open
(normal)	V _{OL}	3 V	Pin 15	loL	Т	10.8 V
V- may (normal)	VoL	Note 7	Pin 15	loL	5.5 V and T	Open
V _{T-} max (normal)	VOL	Note 7	Pin 15	loL	Т	13.2 V

- 6. Momentarily apply -5 V, then 0.8 V.
- 7. Momentarily apply 5 V, then ground.

### DC Test Circuits (Cont.)

Fig. 2 R_I




$$R_{I} = \frac{\Delta V_{I}}{\Delta I_{I}}$$

Test Table

V _{CC1} (Pin 15)	V _{CC2} (Pin 16)
5 V	Open
GND	Open
Open	Open
T and 5 V	Open
GND	Open
Open	12 V
Open	GND
Т	12 V
Т	GND
Т	Open
	(Pin 15) 5 V GND Open T and 5 V GND Open Open T and 5 T


Fig. 3 V_{I(open)}



**Test Table** 

Т	V _{CC1} (Pin 15)	V _{CC2} (Pin 16)
Open	5.5 V	Open
Pin 15	5.5 V	Open
Open	Open	13.2 V
Pin 15	T	13.2 V


Fig. 4 los



### Note

Each output is tested separately

Fig. 5 ICC




### Notes

All four line receivers are tested simultaneously.

Arrows indicate actual direction of current flow. Current into a terminal is a positive value

### **AC Characteristics**


### **Test Circuit**



### Notes

- 1 The pulse generator has the following characteristics:  $Z_{OUT}$  = 50  $\Omega$ , t_W = 200 ns, duty cycle  $\leq$  20% 2 C_L includes probe and jig capacitance.
- 3 All diodes are 1N3064.

### **Voltage Waveforms**





A Schlumberger Company

# μA9640/26S10 Quad General-Purpose Bus Transceiver

Interface Products

### Description

The  $\mu A9640$  is a High-Speed Quad Bus Transceiver. Each driver output, which is capable of sinking 100 mA at 0.8 V, is connected internally to the high-speed bus receiver in addition to being connected to the package pin. The receiver has a Schottky TTL output capable of driving ten Schottky TTL unit loads. The bus output is capable of driving lines having 100  $\Omega$  impedance.

The line can be terminated at both ends and still give considerable noise margin at the receiver. The receiver typical switching point is 2.0 V.

The  $\mu$ A9640 features advanced Schottky processing to minimize propagation delay. The device package also has two ground pins to improve ground current handling and allow close decoupling between  $V_{CC}$  and ground at the package. Both GND₁ and GND₂ should be tied to the ground bus external to the device package.

The  $\mu$ A9640 is a pin for pin replacement for the AM26S10.

- INPUT TO BUS IS INVERTING
- QUAD HIGH-SPEED OPEN COLLECTOR BUS TRANSCEIVERS
- DRIVER OUTPUTS CAN SINK 100 mA AT 0.8 V MAXIMUM
- ADVANCED SCHOTTKY PROCESSING
- PNP INPUTS TO REDUCE INPUT LOADING

-0.5 V to +7 V

-0.5 V to +V_{CC} Max

-30 mA to +5.0 mA

-55°C to +125°C

-65°C to +150°C

0°C to +70°C

-0.5 V to +5.5 V

200 mA

30 mA

### **Absolute Maximum Ratings**

Supply Voltage to

Ground Potential

DC Voltage Applied to

Outputs for High

Output State

DC Input Voltage

Output Current, into Bus

**Output Current, into Outputs** 

(Except Bus)

DC Input Current

**Operating Temperature** 

μA9640DM


 $\mu$ A9640DC/PC Storage Temperature

Pin Temperatures

Molded DIP (Soldering 10 s) 260°C

Ceramic DIP (Soldering 60 s) 300°C

Connection Diagram 16-Pin DIP



(Top View)

**Order Information** 

Code Part No. Type Package μA9640 Ceramic DIP 6B μA9640DM μA9640 Ceramic DIP 6B μA9640DC μA9640 Molded DIP 9B μA9640PC

### **Truth Table**

In	puts		Outputs
Strobe	Driver IN _{A-D}	Bus _{A-D}	Receiver Out _{A-D}
L	L	Н	L
L	Н	L	Н
Н	X	Υ	Ÿ

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

Y = Voltage Level of Bus (Assumes control by another bus transceiver)

### **Recommended Operating Conditions**

	Military (4)			Comm	Commercial (5)			
Characteristic	Min	Тур	Max	Min	Тур	Max	Unit	
Positive Supply Voltage	4.50	5.0	5.5	4.75	5.0	5.25	V	
Operating Ambient Temperature - T _A	-55	+25	+125	0	+25	+70	°C	

### DC Characteristics Over operating temperature & voltage range, unless otherwise specified.

Symbol	Characteristic	Condition (Note	1)	Min	Typ (2)	Max	Unit
V _{OH}	Output HIGH Voltage	$V_{CC} = MIN,$ $I_{OH} = -1.0 \text{ mA},$	Mil (4)	2.5	3.4		
	(Receiver Outputs)	VIN = VIL or VIH	Comm (5)	2.7	3.4		⊢v
V _{OL}	Output LOW Voltage (Receiver Outputs)	V _{CC} = MIN, I _{OL} = V _{IN} = V _{IL} or V _{IH}	= 20 mA			0.5	v
ViH	Input HIGH Level (Except Bus)	Guaranteed Input for all inputs	Guaranteed Input Logic HIGH for all inputs				V
VIL	Input LOW Level (Except Bus)	Guaranteed Input Logic LOW for all inputs				0.8	v
VI	Input Clamp Voltage (Except Bus)	V _{CC} = MIN, I _{IN} = -18 mA				-1.2	V
l _{IL}	Input LOW Current	V _{CC} = MAX,	ENABLE			-0.36	mA
ЧL	Input LOW Current	$V_{IN} = 0.4 V$	DATA			-0.54	
I	Innut HIGH Current	V _{CC} = MAX,	ENABLE			20	
lн	Input HIGH Current	$V_{IN} = 2.7 V$	DATA			30	μA
lін	Input HIGH Current	V _{CC} = MAX, V _{IN}	= 5.5 V			100	μΑ
1	Output Short-Circuit	V _{CC} = MAX	Mil (4)	-20		-55	^
Isc	Current (Except Bus)	(Note 3)	Comm (5)	-18		-60	→ mA
ICCL	Power Supply Current (All Bus Outputs LOW)	V _{CC} = MAX Enable = GND	***************************************		45	70	mA

### AC Characteristics $T_A = +25$ °C, $V_{CC} = 5.0 \text{ V}$


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
t _{pLH} , t _{pHL}	Data Input to Bus	$R_B = 50 \Omega$ ,		10	15	ns
t _{pLH} , t _{pHL}	Enable Input to Bus	C _B = 50 pF (Note 6)		14	18	ns
t _{pHL} , t _{pHL}	Bus to Receiver Out	$R_B = 50 \Omega$ , $R_L = 280 \Omega$ , $C_B = 50 pF$ , $C_L = 15 pF$ (Note 6)		10	15	ns
tr	Bus	$R_B = 50 \Omega$ ,	4.0	10		ns
tf	Bus	C _B = 50 pF (Note 6)	2.0	4.0		ns

- For conditions shown as Min or Max, use the appropriate value specified under Electrical Characteristics for the applicable device type.
- Typical limits are at V_{CC} = 5.0 V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.
- 4. Military temperature range, ceramic DIP
- 5. Commercial temperature range, ceramic or molded DIP
- 6. Includes probe and jig capacitance.

### **Bus Input/Output Characteristics**

Symbol	nbol Characteristic Condition (Note 1)				Min	Typ (2)	Max	Unit
				I _{OL} = 40 mA		0.33	0.5	
			Mil (Note 4)	I _{OL} = 70 mA		0.42	0.7	
Va	Output LOW Voltage	V _{CC} = Min		I _{OL} = 100 mA		0.51	0.8	$\Box_{v}$
V _{OL}	Output LOW Voltage	ACC - MIIII		I _{OL} = 40 mA		0.33	0.5	<b></b>
			Comm (Note 5)	I _{OL} = 70 mA		0.42	0.7	
				I _{OL} = 100 mA		0.51	0.8	
				$V_0 = 0.8 V$			-50	
lo	Bus Leakage Current	V _{CC} = Max	Mil (Note 4)	$V_{O} = 4.5 \text{ V}$			200	μΑ
	(Power On)		Comm (Note 5)	V _O = 4.5 V			100	
IOFF	Bus Leakage Current (Power Off)	V _O = 4.5 V					100	μΑ
V	Receiver Input	Bus Enable	= 2.4 V	DM		2.0	2.4	v
V _{TH}	HIGH Threshold	V _{CC} = Max		DC, PC		2.0	2.25	7
V _{TL}	Receiver Input	Bus Enable	= 2.4 V	DM	1.6	2.0		V
	LOW Threshold	V _{CC} = Min		DC, PC	1.75	2.0		¬'


Fig. 1 AC Test Circuit



### Note

Includes probe and jig capacitance.

Fig. 2 Waveforms





### μA3448A Quad Instrumentation Bus (GPIB) Transceiver

Interface Products

### Description

 $\mu$ A3448A is a 3-state bidirectional Quad Bus Transceiver operating from a single +5 V supply. It interfaces between TTL or MOS logic and the IEEE Standard Instrumentation Bus (488-1975), often referred to as GPIB. The required bus termination is internally provided.

The receivers have built-in input hysteresis to improve noise margin, and their input loading follows the bus standard specifications.

- 3-STATE OUTPUTS
- SCHOTTKY TECHNOLOGY
- HIGH IMPEDANCE INPUTS
- RECEIVER HYSTERESIS-600 mV
- SINGLE +5 V SUPPLY
- POWER UP/POWER DOWN PROTECTION
- NO BUS LOADING WHEN POWER IS REMOVED

### Absolute Maximum Ratings T_A = 25°C unless otherwise noted

Power Supply Voltage	7.0 V
Input Voltage	5.5 V
Driver Output Current	150 mA
Junction Temperature	150°C
Operating Ambient	

Temperature Range 0 to +70°C Storage Temperature Range -65 to +150°C

Pin Temperatures


Molded DIP (Soldering, 10 s) 260°C Ceramic DIP (Soldering, 60 s) 300°C

#### **Truth Table**

Send/Rec.	Enable	Info. Flow	Comments
0	Χ	Bus⊸Data	
1	1		Active Pull-Up
1	0	Data⊸Bus	Open Collector

X = Don't Care

### Connection Diagram 16-Pin DIP



Order Information

Type	Package	Code	Part No.
μΑ3448Α	Molded DIP	9B	μA3448APC
μΑ3448Α	Ceramic DIP	7B	μA3448ADC

**DC Characteristics** Unless otherwise noted, 4.75 V  $\leq$  V_{CC}  $\leq$  5.25 V and 0  $\leq$  T_A  $\leq$  70°C; typical values are at T_A = 25°C, V_{CC} = 5.0 V

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{BUS} VIC _(BUS)	Bus Voltage	Bus Pin Open, $V_{IN(S/R)} = 0.8 \text{ V}$ $I_{BUS} = -12 \text{ mA}$	2.75		3.7 -1.5	V V
I _{BUS}	Bus Current	$\begin{array}{l} 5.0 \text{ V} \leq \text{V}_{\text{BUS}} \leq 5.5 \text{ V} \\ \text{V}_{\text{BUS}} = 0.5 \text{ V} \\ \text{V}_{\text{CC}} = 0 \text{ V}, 0 \text{ V} \leq \text{V}_{\text{BUS}} \leq 2.75 \text{ V} \end{array}$	0.7 -1.3		2.5 -3.2 +0.04	mA mA mA
	Receiver Input Hysteresis	$V_{IN(S/R)} = 0.8 V$	400	600		mV
V _{ILH(R)} V _{IHL(R)}	Receiver Input Threshold	$V_{IN(S/R)} = 0.8 \text{ V, LOW to HIGH}$ $V_{IN(S/R)} = 0.8 \text{ V, HIGH to LOW}$	0.8	1.6 1.0	1.8	V
V _{OH(R)}	Receiver Output HIGH Voltage	$V_{IN(S/R)} = 0.8 \text{ V}, I_{OH(R)} = -800 \mu\text{A}$ $V_{BUS} = 2.0 \text{ V}$	2.7			v
V _{OL(R)}	Receiver Output LOW Voltage	$V_{IN(S/R)} = 0.8 \text{ V}, I_{OL(R)} = 16 \text{ mA}$ $V_{BUS} = 0.8 \text{ V}$			0.5	v
I _{OS(R)}	Receiver Output Short-Circuit Current	$V_{IN(S/R)} = 0.8 \text{ V}, V_{BUS} = 2.0 \text{ V}$	-15		-75	mA
V _{IH(D)}	Driver Input HIGH Voltage	$V_{IN(S/R)} = 2.0 \text{ V}$	2.0			٧
V _{IL(D)}	Driver Input LOW Voltage	$V_{IN(S/R)} = 2.0 V$			0.8	٧
I _{IN(D)} I _{IB(D)}	Driver Input Current Data Pins	$V_{\text{IN(S/R)}} = V_{\text{IN(E)}} = 2.0 \text{ V}$ $0.5 \text{ V} \le V_{\text{IN(D)}} \le 2.7 \text{ V}$ $V_{\text{IN(D)}} = 5.5 \text{ V}$	200		40 200	μA A
IN(S/R) IB(S/R)	Input Current Send/Receive	$0.5 \text{ V} \le \text{V}_{\text{IN(S/R)}} \le 2.7 \text{ V}$ $\text{V}_{\text{IN(S/R)}} = 5.5 \text{ V}$	-100		20 100	μA μA
I _{IN(E)}	Input Current Enable	$0.5 \text{ V} \le \text{V}_{\text{IN(E)}} \le 2.7 \text{ V}$ V _{IN(E)} = 5.5 V	-200		20 100	μ <b>Α</b> μ <b>Α</b>
V _{IC(D)}	Driver Input Clamp Voltage	$V_{IN(S/R)} = 2.0 \text{ V}, I_{IC(D)} = -18 \text{ mA}$			-1.5	٧
V _{OH(D)}	Driver Output HIGH Voltage	$V_{IN(S/R)} = 2.0 \text{ V}, V_{IH(D)} = 2.0 \text{ V}$ $V_{IH(E)} = 2.0 \text{ V}, I_{OH} = -5.2 \text{ mA}$	2.5			V
V _{OL(D)}	Driver Output LOW Voltage (Note)	$V_{IN(S/R)} = 2.0 \text{ V}, I_{OL(D)} = 48 \text{ mA}$			0.5	v
l _{OS(D)}	Output Short-Circuit Current	V _{IN(S/R)} = 2.0 V, V _{IH(D)} = 2.0 V, V _{IH(E)} = 2.0 V	-30		-120	v
I _{CCL} I _{CCH}	Power Supply Current	Listening Mode, All Receivers On Talking Mode, All Drivers On		63 106	85 125	mA

### Note

A modification of the IEEE 488-1975 Bus Standard changes

V_{OL(D)} from 0.4 to 0.5 V maximum to permit the use of Schottky technology.

AC Characteristics  $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$  unless otherwise noted


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
^t PLH(D) ^t PHL(D)	Propagation Delay of Driver	Output LOW to HIGH Output HIGH to LOW		10 11	15 17	ns ns
t _{PLH(R)} t _{PHL(R)}	Propagation Delay of Receiver	Output LOW to HIGH Output HIGH to LOW		20 16	25 23	ns ns

AC Characteristics (Cont.)  $V_{CC} = 5.0 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$  unless otherwise noted


Symbol	Characteristic	Min	Тур	Max	Unit
tPHZ(R) tPZH(R) tPLZ(R) tPZL(R)	Propagation Delay Time—Send/Receiver to Data Logic HIGH to Third State Third State to Logic HIGH Logic LOW to Third State Third State to Logic LOW			30 30 30 30	ns ns ns
t _{PHZ(D)} t _{PZH(D)} t _{PLZ(D)} t _{PLZ(D)}	Propagation Delay Time—Send/Receiver to Bus Logic HIGH to Third State Third State to Logic HIGH Logic LOW to Third State Third State to Logic LOW			30 30 30 30	ns ns ns
t _{POFF(E)}	Turn-On Time—Enable to Bus Pull-Up Enable to Open Collector Open Collector to Pull-Up Enable			30 20	ns ns

### **Typical Performance Curves**

### Typical Receiver Hysteresis Characteristics





### **Typical Bus Load Line**



### **AC Test Circuits and Waveforms**

### **Bus Input to Data Output (Receiver)**






f = 1 0 MHz

 $t_{\mbox{\scriptsize TLH}}$  =  $t_{\mbox{\scriptsize THL}} \leq 5\,0$  ns (10%-90%)


Duty Cycle = 50%

*Includes jig and probe capacitance


### AC Test Circuits and Waveforms (Cont.) Data Input to Bus Output (Driver)




^{*}Includes jig and probe capacitance



### Send/Receive Input to Bus Output (Driver)




 $C_L = 1.5 pF$  (Includes jig and probe capacitance)




f = 1.0 MHz  $t_{TLH} = t_{THL} \le 5.0 \text{ ns (10\%-90\%)}$  Duty Cycle = 50%

### AC Test Circuits and Waveforms (Cont.)

### Send/Receive Input to Data Output (Receiver)




 $C_1 = 1.5 pF$  (Includes jig and probe capacitance)




f = 1.0 MHz  $t_{TLH} = t_{THL} \le 5.0 \text{ ns (10\%-90\%)}$ Duty Cycle = 50%

### **Enable Input to Bus Output (Driver)**




C₁ = 15 pF (Includes jig and probe capacitance)



f = 1.0 MHz  $t_{TLH} = t_{THL} \le 5.0 \text{ ns (10\%-90\%)}$  Duty Cycle = 50%

### **Simple System Configuration**



- Although the μA3448A transceivers are non-inverting, the 488-1975 bus callouts appear inverted with respect to the F68488 pin designations. This is because the 488-1975 Standard is defined for negative logic, while all F6800 MPU components make use of positive logic format.
- 2. Unless proper considerations are provided, it is recommended that the pull-up enable pins on the  $\mu$ A3448As be grounded, selecting the open-collector mode.



A Schlumberger Company

# μA8T26A • μA8T28 Quad 3-State Bus Transceivers

Interface Products

### **Description**

 $\mu$ A8T26A and  $\mu$ A8T28 are Quad 3-State Bus Transceivers featuring MPU or MOS compatibility. Both parts feature high-impedance pnp inputs and high-speed operation made possible by the use of Schottky transistor technology.

These devices are useful as bus extenders in systems employing the F6800, F3870 or other comparable MPU families. Maximum input current of 200  $\mu$ A at the device input pins assures proper operation despite limited drive capability of the MPU chip.

The  $\mu$ A8T26A/28 are identical to the NE8T26A/28 or the MC8T26A/28.

- µA8T26A—INVERTING BUS
- µA8T28—NON-INVERTING

Molded DIP (Soldering, 10 s)

Ceramic DIP (Soldering, 60 s)

- MPU COMPATIBLE
- HIGH-IMPEDANCE pnp INPUTS
- HIGH-SPEED SCHOTTKY TECHNOLOGY
- +5 V SINGLE SUPPLY OPERATION
- 3-STATE DRIVERS AND RECEIVERS


Absolute Maximum Ratings	T _A = 25°C unless otherwise noted
Power Supply Voltage (V _{CC} )	8.0 V
Input Voltage (V _I )	5.5 V
Junction Temperature (T _J )	
Ceramic DIP	175°C
Molded DIP	150°C
Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Pin Temperature	

260°C

300°C

### Connection Diagrams 16-Pin DIP


#### **μΑ8Τ26Α**



### Order Information

Type	Package	Code	Part No.
μ <b>Α8</b> Τ26Α	Ceramic DIP	6B	μA8T26ADM
μ <b>Α8</b> Τ26Α	Ceramic DIP	6B	μA8T26ADC
μ <b>Α8</b> Τ26Α	Molded DIP	9B	μA8T26APC


### Connection Diagram $\mu$ A8T28



#### Order Information

Oraer Into	rmation		
Туре	Package	Code	Part No.
μA8T28	Ceramic DIP	6B	μA8T28DM
μA8T28	Ceramic DIP	6B	μA8T28DC
μA8T28	Molded DIP	9B	μA8T28PC

### **Bidirectional Bus Application**



**DC Characteristics** 4.75 V  $\leq$  V_{CC}  $\leq$  5.25 V for 0°C  $\leq$  T_A  $\leq$  70°C, and 4.5 V  $\leq$  V_{CC}  $\leq$  5.5 V for -55°C  $\leq$  T_A  $\leq$  +125°C, unless otherwise noted

Symbol	Characteristic	Min	Тур	Max	Unit
I _{IL(RE)} I _{IL(DE)} I _{IL(D)} I _{IL(B)}	Input Current, LOW Logic State Receiver Enable Input, V _{IL(RE)} = 0.4 V Driver Enable Input, V _{IL(DE)} = 0.4 V Driver Input, V _{IL(D)} = 0.4 V Bus Receiver Input, V _{IL(B)} = 0.4 V			-200 -200 -200 -200	μΑ
I _{IL(D)DIS}	Input Disabled Current, LOW Logic State Driver Input, V _{IL(D)} = 0.4 V			-25	μΑ
I _{IH(RE)} I _{IH(DE)} I _{IH(D)} I _{IH(B)}	Input Current, HIGH Logic State Receiver Enable Input, V _{IH(RE)} = 5.25 V Driver Enable Input, V _{IH(DE)} = 5.25 V Driver Input, V _{IH(D)} = 5.25 V Receiver Input, V _{IH(B)} = 5.25 V (µA8T26 only)			25 25 25 100	μΑ
V _{IL(RE)} VIL(DE) VIL(D) VIL(B)	Input Voltage, LOW Logic State Receiver Enable Input Driver Enable Input Driver Input Receiver Input			0.85 0.85 0.85 0.85	v
V _{IH(RE)} V _{IH(DE)} V _{IH(D)} V _{IH(B)}	Input Voltage, HIGH Logic State Receiver Enable Input Driver Enable Input Driver Input Receiver Input	2.0 2.0 2.0 2.0			v
V _{OL(B)} V _{OL(R)}	Output Voltage, LOW Logic State Bus Driver Output, I _{OL(B)} = 48 mA Receiver Output, I _{OL(R)} = 20 mA			0.5 0.5	v
V _{OH(B)} V _{OH(R)}	Output Voltage, HIGH Logic State Bus Driver Output, $I_{OH(B)} = -10$ mA Receiver Output, $I_{OH(R)} = -2.0$ mA Receiver Output, $I_{OH(R)} = -100 \mu$ A, VCC = 5.0 V	2.4 2.4 3.5	3.1 3.1		v
I _{OHL(B)} I _{OHL(R)}	Output Disabled Leakage Current HIGH Logic State Bus Driver Output, V _{OH(B)} = 2.4 V Receiver Output, V _{OH(R)} = 2.4 V			100 100	μΑ

DC Characteristics (Cont.) 4.75 V  $\leq$  V_{CC}  $\leq$  5.25 V for 0°C  $\leq$  T_A  $\leq$  70°C, and 4.5 V  $\leq$  V_{CC}  $\leq$  5.5 V for -55°C  $\leq$  T_A  $\leq$  +125°C, unless otherwise noted

Symbol	Characteristic	Min	Тур	Max	Unit
I _{OLL} (B)	Output Disabled Leakage Current LOW Logic State Bus Output, V _{OL(B)} = 0.5 V Receiver Output, V _{OL(R)} = 0.5 V			-100 -100	μΑ
V _{IC(DE)} V _{IC(RE)} V _{IC(D)}	Input Clamp Voltage Driver Enable Input I _{IC(DE)} = -12 mA Receiver Enable Input I _{IC(RE)} = -12 mA Driver Input I _{IC(D)} = -12 mA			-1.0 -1.0 -1.0	V
I _{OS(B)} I _{OS(R)}	Output Short-Circuit Current, V _{CC} = 5.25 V, Note Bus Driver Output Receiver Output	-50 -30	80 50	-150 -75	mA
lcc	Power Supply Current V _{CC} = 5.25 V		50	87	mA

### Note

Only one output may be short-circuited at a time

 $\mu$ A8T26A AC Characteristics Unless otherwise noted, specifications apply at T_A = 25 °C and V_{CC} = 5.0 V.

Symbol	Characteristic	Figure	Тур	Max	Unit
[†] PLH(R)	Propagation Delay Time from Receiver (Bus) Input to HIGH Logic State Receiver Output		9	14	ns
t _{PHL(R)}	Propagation Delay Time from Receiver (Bus) Input to LOW Logic State Receiver Output		6	14	ns
t _{PLH(D)}	Propagation Delay Time from Driver Input to HIGH Logic State Driver (Bus) Output		10	14	ns
t _{PHL(D)}	Propagation Delay Time from Driver Input to LOW Logic State Driver (Bus) Output		10	14	ns
^t PLZ(RE)	Propagation Delay Time from Receiver Enable Input to HIGH Impedance (Open) Logic State Receiver Output	3	10	15	ns
^t PZL(RE)	Propagation Delay Time from Receiver Enable Input to LOW Logic Level Receiver Output	3	15	20	ns
t _{PLZ(DE)}	Propagation Delay Time from Driver Enable Input to HIGH Impedance Logic State Driver (Bus) Output		15	20	ns
t _{PZL(DE)}	Propagation Delay Time from Driver Enable Input to LOW Logic State Driver (Bus) Output	4	19	25	ns

 $\mu$ A8T28 AC Characteristics T_A = 25°C, V_{CC} = 5.0 V unless otherwise specified.

Symbol	Characteristic	Figure	Тур	Max	Unit
t _{PLH(R)} t _{PHL(R)}	Propagation Delay Time—Receiver (C _L = 30 pF)	5	-12 -9	17 17	ns
^t PLH(D) ^t PHL(D)	Propagation Delay Time—Driver (C _L = 300 pF)	6	-13 -13	17 17	ns
[†] PZL(RE)	Propagation Delay Time—Receiver Enable (C _L = 30 pF)	7	-18	23	ns
tPLZ(RE)			-13	18	
^t PZL(DE)	Propagation Delay Time—Driver Enable (C _L = 300 pF)	8	-21	28	ns
tPLZ(DE)			-18	23	"

Fig. 1 μA8T26A Test Circuit and Waveforms for Propagation Delay Time from Bus (Receiver) Input to Receiver Output, t_{PLH(R)} and t_{PHL(R)}




Fig. 2 μA8T26A Test Circuit and Waveforms for Propagation Delay Time from Driver Input to Bus (Driver) Output, t_{PLH(D)} and t_{PHL(D)}




Fig. 3 μA8T26A Test Circuit and Waveforms for Propagation Delay Time from Receiver Enable Input to Receiver Output, t_{PLZ(RE)} and t_{PZL(RE)}




Fig. 4 μA8T26A Test Circuit and Waveforms for Propagation Delay Time from Driver Enable Input to Driver (Bus) Output, tpLZ(DE) and tpZL(DE)




Fig. 5 μA8T28 Test Circuit and Waveforms for Propagation Delay Time from Bus (Receiver) Input to Receiver Output, t_{PLH(R)} and t_{PHL(R)}




Fig. 6  $\mu$ A8T28 Test Circuit and Waveforms for Propagation Delay Time from Driver Input to Bus (Driver) Output,  $t_{PLH(D)}$  and  $t_{PHL(D)}$ 




Fig. 7  $\mu$ A8T28 Test Circuit and Waveforms for Propagation Delay Time from Receiver Enable Input to Receiver Output,  $t_{PLZ(RE)}$  and  $t_{PZL(RE)}$ 

DUTY CYCLE = 50%





Fig. 8  $\,\mu$ A8T28 Test Circuit and Waveforms for Propagation Delay Time from Driver Enable Input to Driver (Bus) Output,  $t_{PLZ(DE)}$  and  $t_{PZL(DE)}$ 





A Schlumberger Company

### **μA**9643 **Dual TTL To** MOS/CCD Driver

Interface Products

### Description

The µA9643 is a Dual Positive-Logic "AND" TTL-to-MOS Driver. The µA9643 is a functional replacement of the SN75322 with one important exception: the two external pnp transistors are no longer needed for operation. The  $\mu$ A9643 is also a functional replacement for the 75363 with the important exception that the V_{CC3} supply is not needed. The pin connections normally used for the external pnp transistors are purposely not internally connected to the  $\mu$ A9643.

- SATISFIES CCD MEMORY AND DELAY LINE REQUIREMENTS
- **DUAL POSITIVE-LOGIC TTL-TO-MOS DRIVER**
- **OPERATES FROM STANDARD BIPOLAR AND** MOS SUPPLY VOLTAGES
- **HIGH-SPEED SWITCHING**
- TTL AND DTL COMPATIBLE INPUTS
- SEPARATE DRIVER ADDRESS INPUTS WITH COMMON STROBE
- VOH AND VOL COMPATIBLE WITH POPULAR **MOS RAMs**
- DOES NOT REQUIRE EXTERNAL pnp TRANSISTORS OR V_{CC3}
- VOH MINIMUM IS VCC2 0.5 V

### Absolute Maximum Ratings

Over operating ambient temperature range unless otherwise noted

Supply Voltage Range of V_{CC1}

(Note 1) -0.5 V to 7 V Supply Voltage Range of V_{CC2} -0.5 V to 15 V Input Voltage 5.5 V


Inter-Input Voltage (Note 2) Continuous Total Dissipation at

 $T_A = 25$ °C 1000 mW Operating Temperature Range 0°C to 70°C Storage Temperature Range -65°C to 150°C

5.5 V

Pin Temperature Molded DIP (Soldering, 10 s) 260°C

### **Connection Diagram** 8-Pin DIP



(Top View)

### **Order Information**

Type	Package	Code	Part No.
μΑ9643	Molded DIP	9T	μA9643TC

- 1. Voltage values are with respect to network ground terminal unless otherwise noted.
- 2. This rating applies between any two inputs of any one of the gates.

**Recommended Operating Conditions** 

Characteristic	Min	Тур	Max	Unit
Supply Voltage, V _{CC1}	4.75	5.0	5.25	٧
Supply Voltage, V _{CC2}	4.75	12	15	V
Operating Temperature, T _A	0		70	°C

Symbol	Characteristic	Condition		Min	Typ(3)	Max	Unit
VIH	Input HIGH Voltage			2.0			V
VIL	Input LOW Voltage					0.8	V
V _{OH}	Output HIGH Voltage	$I_{OH} = -400  \mu A$		V _{CC2} - 0.5	V _{CC2} - 0.2		V
	Output LOW Voltage	I _{OL} = 10 mA			0.4	0.5	V
V _{OL}	Output LOW Voltage	I _{OL} = 1.0 mA			0.2	0.3	V
lin	Input Current at Maximum Input Voltage	V _{CC1} = 5.25 V, V _{CC2} = 11.4 V V _{IN} = 5.25 V				0.1	mA
I	H Input HIGH Current	V _{IN} = 2.4 V	A Inputs			40	
lін		VIN - 2.4 V	E Inputs			80	μΑ
 I _{IL}	Input LOW Current	V _{IN} = 0.4 V	A Inputs			0.5	mA.
'IL	Imput LOW Current	VIN - 0.4 V	E Inputs			- 1.0	7 "'^
I _{CC1(L)}	Supply Current from V _{CC1} All Outputs LOW	$V_{CC2} = 12.6 V$	No Load		15	19	mA
I _{CC2(L)}	Supply Current from V _{CC2} All Outputs LOW	V _{CC2} = 12.6 V	V _{CC1} = 5.25 V		5.5	9.5	mA
I _{CC1(H)}	Supply Current from V _{CC1} All Outputs HIGH	$V_{CC2} = 13.2 \text{ V}$	No Load		9.0	13	mA
I _{CC2(H)}	Supply Current from V _{CC2} All Outputs HIGH	V _{CC2} = 12.6 V	V _{CC1} = 5.25 V		5.5	9.5	mA


AC Characteristics  $V_{CC1} = 5.0 \text{ V}, V_{CC2} = 12 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

Symbol	Characteristic	Condition	Condition		Тур	Max	Unit
tDLH	Delay Time	0 - 200 - 5	C _L = 300 pF		9.0	17	ns
tDHL	Delay Time	CL = 300 pr			9.0	17	ns
tTLH	Rise Time	D	-C _L = 300 pF	6.0	11	17	ns
tTHL	Fall Time	R _{SERIES} = 0		6.0	11	17	ns
tTLH	Rise Time	D		8.0	14	20	ns
tTHL	Fall Time	$R_{SERIES} = 10 \Omega$		8.0	14	20	ns
t _{PLHA} t _{PLHB} t _{PHLA} t _{PHLB}	Skew between outputs A and B				0.5		ns

#### Note

^{3.} All typical values are at VCC1 = 5.0 V, VCC2 = 12 V, and  $T_A$  = 25  $^{\circ}$  C unless otherwise noted.

### **AC Test Circuit and Waveforms**



The pulse generator has the following characteristics: PRR = 1 MHz,  $Z_{OUT}-$  50  $\Omega$ 

C_L includes probe and jig capacitance.



A Schlumberger Company

### $\mu$ A9645/3245 Quad TTL-to-MOS/CCD Driver

Interface Products

### **Description**

The µA9645/3245 is a High-Speed Driver intended to be used as a clock (high-level) driver for 18 or 22-pin dynamic NMOS RAMs. It also satisfies the non-overlapping 2-phase clock drive requirements for CCD memories like the F464 (64K) RAM.


The circuit is designed to operate on nominal +5 V and +12 V power supplies and contains input and output clamp diodes to minimize line reflections.

The device features two common enable inputs, a refresh select input and a clock control input. Internal gating structure is organized so that all four drivers may be deactivated for standby operation, or single driver may be activated for read/write operation or all four drivers may be activated for refresh operation.

The  $\mu$ A9645/3245 is a pin-for-pin replacement of the Intel 3245 Quad TTL-to-MOS Driver, with substantially reduced dc power dissipation.

- INTERCHANGEABLE WITH INTEL 3245
- **FOUR HIGH-SPEED. HIGH-CURRENT DRIVERS**
- CONTROL LOGIC OPTIMIZED FOR MOS RAMS
- SATISFIES CCD MEMORY AND DELAY LINE DRIVE REQUIREMENTS
- TTL AND DTL COMPATIBLE INPUTS
- **HIGH-VOLTAGE SCHOTTKY TECHNOLOGY**

### Connection Diagram 16-Pin DIP




Order Information

 Type
 Package
 Code
 Part No.

 μΑ9645
 Ceramic DIP
 7B
 μΑ9645PC/3245

 μΑ9645
 Molded DIP
 9B
 μΑ9645DC/3245

### **Logic Diagram**



### **Truth Table**

Inpu						
Control			Address		Output	
c	E ₂	Ē ₁	INPUT	REFRESH		
Н	X	X	X	Х	L	
Χ	H	X	X	X	L	
Χ	X	H	X	X	L	
Χ	X	X	Н	Н	L	
L	L	L	L	X	Н	
L	L	L	X	L	Н	

H = HIGH

L = LOW

X = Don't Care

**Absolute Maximum Ratings** 

Temperature Under Bias Storage Temperature Supply Voltage, VCC Supply Voltage, VDD

All Input Voltages

-10°C to +70°C -65°C to +150°C -0.5 V to +7.0 V -0.5 V to + 14.0 V

-1.0 V to V_{DD}

Outputs For Clock Driver Operating Temperature Range 0°C to +70°C

 $-1.0 \text{ V to V}_{DD} + 1 \text{ V}$ 

Junction Temperature (T_J) Ceramic Package

175°C Molded Package 150°C

DC Characteristics  $T_A = 0$  °C to 70 °C,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{DD} = 12 \text{ V} \pm 5\%$ , unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
I _{FD}	Input Load Current, IN (A,B,C,D)	V _F = 0.45 V			-0.25	mA
lFE	Input Load Current, R, C, E ₁ , E ₂	V _F = 0.45 V			-1.0	mA
I _{RD}	Data Input Leakage Current	V _R = 5.0 V			10	μΑ
I _{RE}	Enable Input Leakage Current	V _R = 5.0 V			40	μΑ
V _{OL}	Output LOW Voltage	I _{OL} = 5 mA, V _{IH} = 2 V			0.45	٧
		$I_{OL} = -5 \text{ mA}$	-1.0			٧
V _{OH}	Output HIGH Voltage	$I_{OH} = -1 \text{ mA}, V_{IL} = 0.8 \text{ V}$	V _{DD} — 0.50			٧
		I _{OH} = 5 mA			V _{DD} + 1.0	٧
V _{IL}	Input LOW Voltage, All Inputs				0.8	v
V _{IH}	Input HIGH Voltage, All Inputs		2.0			v
I _{CC(H)}	Current From V _{CC}			13	20	mA
I _{DD(H)}	Current From V _{DD}	V _{CC} = 5.25 V		14	20	mA
P _{DI(H)}	Power Dissipation	V _{DD} = 12.6 V All Outputs HIGH		248	357	mW
	Power Per Channel	1		62	90	mW
I _{CC(L)}	Current From V _{CC}			27	35	mA
I _{DD(L)}	Current From V _{DD}	V _{CC} = 5.25 V		12	15	mA
P _{D2(L)}	Power Dissipation	V _{DD} = 12.6 V All Outputs LOW		296	373	mW
	Power Per Channel	1		74	94	mW

AC Characteristics  $T_A = 0$  °C to 70 °C,  $V_{CC} = 5.0 \text{ V} \pm 5\%$ ,  $V_{DD} = 12 \text{ V} \pm 5\%$  unless otherwise specified.

Symbol	Characteristic	Condition	Min (1)	Typ (2,4)	Max (3)	Unit
t_+	Input to Output Delay	R _{SERIES} = 0	5	11		ns
t _{DR}	Delay Plus Rise Time	R _{SERIES} = 0		18	32	ns
t ₊₋	Input to Output Delay	R _{SERIES} = 0	3	7		ns
t _{DF1}	Delay Plus Fall Time	R _{SERIES} = 0		18	32	ns
tT	Output Transition Time	R _{SERIES} = 20 Ω	10	13	20	ns
t _{DR}	Delay Plus Rise Time	R _{SERIES} = 20 Ω		27	38	ns
t _{DF2}	Delay Plus Fall Time	R _{SERIES} = 20 Ω		24	38	ns

^{1.}  $C_L = 150 pF$ 


^{2.}  $C_L = 200 pF$ 

 $³ C_L = 250 pF$ 

^{4.} Typical values are measured at 25°C

### **AC Test Circuit and Waveforms**





AC Test Conditions: Input Pulse Amplitude = 3.0 V Input Pulse Rise and Fall Times = 5 ns Between 1 V and 2 V



A Schlumberger Company

### $\mu$ A9665/6/7/8 High-Current Voltage. **Darlington Drivers**

Interface Products

### Description

The  $\mu$ A9665,  $\mu$ A9666,  $\mu$ A9667 and  $\mu$ A9668 are comprised of seven high-voltage, high-current non Darlington transistor pairs. All units feature common emitter, open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads and appropriate emitter-base resistors for leakage.

The  $\mu$ A9665 is a general-purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. Input current limiting is done by connecting an appropriate discrete resistor to each input.

The  $\mu$ A9666 version does away with the need for any external discrete resistors, since each unit has a resistor and a Zener diode in series with the input. The μA9666 was specifically designed for direct interface from PMOS logic (operating at supply voltages from 14 to 25 V) to solenoids or relays.


The  $\mu$ A9667 has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5 V.

The  $\mu$ A9668 has an appropriate input resistor to allow direct operation from CMOS or PMOS outputs operating from supply voltages of 6 to 15 V.

 $\mu$ A9665,  $\mu$ A9666,  $\mu$ A9667 and  $\mu$ A9668 offer solutions to a great many interface needs, including solenoids. relays, lamps, small motors and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

- SEVEN HIGH-GAIN DARLINGTON PAIRS
- HIGH OUTPUT VOLTAGE ( $V_{CF} = 50 \text{ V}$ )
- HIGH OUTPUT CURRENT (IC = 350 mA)
- DTL, TTL, PMOS, CMOS COMPATIBLE
- SUPPRESSION DIODES FOR INDUCTIVE LOADS
- 2 WATT MOLDED DIP ON COPPER PIN FRAME

### Connection Diagram 16-Pin DIP



(Top View)

#### Order Information

Package	Code	Part No.
Molded DIP	9B	μA9665PC
Ceramic DIP	6B	μA9666DC
Molded DIP	9B	μA9666PC
Ceramic DIP	6B	μA9667DC
Molded DIP	9B	μA9667PC
Ceramic DIP	6B	μA9668DC
Molded DIP	9B	μA9668PC
	Molded DIP Ceramic DIP Molded DIP Ceramic DIP Molded DIP Ceramic DIP	Molded DIP 9B Ceramic DIP 6B Molded DIP 9B Ceramic DIP 6B Molded DIP 9B Ceramic DIP 6B


Absolute Maximum Ratings TA	= 25°C
Output Voltage, V _{CE}	55 V
Input Voltage, VIN	30 V
Emitter-Base Voltage, V _{EBO}	6 V
Continuous Collector Current, IC	500 mA
Continuous Base Current, IB	25 mA
Power Dissipation (6B, Kovar	
lead frame)	1.0 W
Power Dissipation (9B, Copper	
lead frame) (Note 1)	2.0 W
Pin Temperature	
Molded DIP, Soldering (10 s)	260°C
Ceramic DIP, Soldering (60 s)	300°C
Temperature Range	
Operating, T _A —DC, PC	0°C to +70°C
Storage Temperature Range, T _S	-65°C to +150°C

#### Notes


1 Under normal operating conditions, these units will sustain 350 mA per output with VCE(sat) = 1 6 V at 70°C with a pulse width of 20 ms and a duty cycle of 30%

### **Equivalent Circuits** (Each Device)


μ**A**9665




μ**Α9667** 



μ**A9**666



μ**A**9668



 $\mu$ A9665/6/7/8 Electrical Characteristics  $T_A = 25^{\circ}$ C unless otherwise noted

Symbol	Characteristic	Test Figure	Conditions (Note 2)	Min	Тур	Max	Unit
	Output Leakage Current	1a	V _{CE} = 50 V			100	μΑ
ICEX	$T_A = +70^{\circ} C \text{ for DC, PC}$	1b	V _{CE} = 50 V, V _{IN} = 6 V (9666)			500	μΑ
		1b	V _{CE} = 50 V, V _{IN} = 1 V (9668)			500	μΑ
	Collector-Emitter	2	$I_{\rm C} = 350$ mA, $I_{\rm B} = 500~\mu{\rm A}$		1.25	1.6	V
V _{CE(sat)}	Saturation Voltage	2	$I_{\rm C} = 200$ mA, $I_{\rm B} = 350~\mu{\rm A}$		1.1	1.3	V
		2	$I_{\rm C} = 100$ mA, $I_{\rm B} = 250~\mu{\rm A}$		0.9	1.1	V
		3	V _{IN} = 17 V (9666)		0.85	1.3	mA
luvova	Input Current	3	V _{IN} = 3.85 V (9667)		0.93	1.35	mA
I _{IN} (ON)	input Guirent	3	V _{IN} = 5 V (9668)		0.35	0.5	mA
		3	V _{IN} = 12 V (9668)		1.0	1.45	mA
I _{IN(OFF)}	Input Current (Note 3) T _A = +70°C for PC, DC	4	I _C = 500 μA	50	65		μΑ
		5	V _{CE} = 2 V, I _C = 300 mA (9666)			13	٧
		5	$V_{CE} = 2 \text{ V, I}_{C} = 200 \text{ mA (9667)}$			2.4	٧
		5	$V_{CE} = 2 \text{ V, I}_{C} = 250 \text{ mA (9667)}$			2.7	٧
V _{IN(ON)}	Input Voltage (Note 4)	5	$V_{CE} = 2 \text{ V, } I_{C} = 300 \text{ mA (9667)}$			3.0	٧
*IN(ON)	input voitage (Note 4)	5	$V_{CE} = 2 \text{ V, } I_{C} = 125 \text{ mA (9668)}$			5.0	٧
		5	$V_{CE} = 2 \text{ V, } I_{C} = 200 \text{ mA (9668)}$			6.0	٧
		5	$V_{CE} = 2 \text{ V, I}_{C} = 275 \text{ mA (9668)}$			7.0	٧
		5	$V_{CE} = 2 \text{ V, I}_{C} = 350 \text{ mA (9668)}$			8.0	٧
hFE	DC Forward Current Transfer Ratio	2	$V_{CE} = 2 \text{ V, I}_{C} = 350 \text{ mA (9665)}$	1000			
CIN	Input Capacitance				15	30	pF
^t PLH	Turn-On Delay		0.5 V _{IN} to 0.5 V _{OUT}		1	5	μs
tPHL	Turn-Off Delay		0.5 V _{IN} to 0.5 V _{OUT}		1	5	μs
IR	Clamp Diode Leakage Current	6	V _R = 50 V			50	μΑ
V _F	Clamp Diode Forward Voltage	7	I _F = 350 mA		1.7	2.0	V

#### Notes

4. The  $V_{\mbox{IN(ON)}}$  voltage limit guarantees a minimum output sink current per the specified test conditions


^{2.} All limits stated apply to the complete Darlington series except as specified for a single device type.

^{3.} The I_{IN(OFF)} current limit guaranteed against partial turn-on of the output.


#### ے

#### **Typical Performance Curves**


#### Collector Current vs Saturation Voltage




### Collector Current vs




μA9666 Input Current vs Input Voltage




 $\mu$ A9667 Input Current vs Input Voltage




 $\mu$ A9668 Input Current vs Input Voltage




Allowable Average Package Power Dissipation vs Ambient Temperature



Peak Collector Current vs Duty Cycle and Number of Outputs (Molded Package)



Peak Collector Current vs Duty Cycle and Number of Outputs (Ceramic Package)



#### **Test Circuits**

Figure 1a




Figure 4




Figure 1b




Figure 5




Figure 2




Figure 6




Figure 3






Figure 7




#### **Typical Applications**


#### **PMOS** to Load



#### TTL to Load



#### **Buffer for Higher Current Loads**





# $\mu$ A75450/60/70 Series Dual Peripheral Drivers

Interface Products

#### Description

The  $\mu$ A75400 series of devices are Dual High-Speed General-Purpose Interface Drivers that convert TTL and DTL logic levels to high-current drive capability. The  $\mu$ A75450B features two TTL NAND gates and two uncommitted transistors. The  $\mu$ A75451A,  $\mu$ A75452A, and  $\mu$ A75453A feature two standard series 74 TTL gates in AND, NAND, OR and NOR configurations respectively, driving the base of two high voltage, high current, uncommitted collector output transistors.

The  $\mu$ A75400 series offers flexibility in designing high-speed logic buffers, power drivers, lamp drivers, line drivers, MOS drivers, clock drivers and memory drivers.

- NO LATCH-UP UP TO 55 V
- **HIGH OUTPUT CURRENT CAPABILITY**
- TTL OR DTL INPUT COMPATIBILITY
- **INPUT CLAMP DIODES**
- **■** +5 V SUPPLY VOLTAGE

#### Absolute Maximum Ratings

Absolute waxiiiuiii Hatiiigs		
	μ <b>Α</b> 75450Β	μΑ75451Α/Β μΑ75461 μΑ75452Α/Β μΑ75462 μΑ75453Α/Β μΑ75471 μΑ75472
Supply Voltage, V _{CC} , Note 1	7 V	7 V
Input Voltage, Note 1	5.5 V	5.5 V
Inter-emitter Voltage, Note 2	5.5 V	5.5 V
V _{CC} to Substrate Voltage, Note 6	35 V	
Collector to Substrate Voltage, Note 6	35 V	
Collector to Base Voltage	35 V	
Collector to Emitter Voltage, Note 3	30 V	
Emitter to Base Voltage	5 V	
Output Voltage Notes 1 and 4		Table 2
Continuous Collector Current, Note 5	300 mA	
Continuous Output Current, Note 5		300 mA
Continuous Total Power Dissipation, Note 7	800 mW	800 mW
Operating Ambient Temperature Range	0°C to 70°C	0°C to 70°C
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C
Pin Temperature Molded DIP (Soldering, 10 s) Ceramic DIP (Soldering, 60 s)	260°C 300°C	260°C 300°C

### Test Table 1 Operating Temperature Range and Supply Voltage Range


	μ <b>A75000 Series</b>
Temperature, T _A	0°C to 70°C
Supply Voltage, V _{CC}	+4.75 V to +5.25 V

#### Test Table 2

	μ <b>Α</b> 7545ΧΑ μ <b>Α</b> 7545ΧΒ	μ <b>Α75461</b> μ <b>Α75462</b>	μ <b>Α</b> 75471 μ <b>Α</b> 75472
Maximum Output, V _{OH}	30 V	35 V	80 V
Maximum, Latch-up, V _S	20 V	30 V	55 V

## $\mu$ A75450B Dual Positive AND Peripheral Drivers

### Connection Diagram 14-Pin DIP



(Top View)


#### **Logic Function**

Positive Logic  $Z = \overline{XY}$  (gate only) Z = XY (gate and transistor)

#### Order Information

TypePackageCodePart No. $\mu$ A75450BMolded DIP9A $\mu$ A75450BPC

#### **Equivalent Circuit**



All resistor values in ohms

- 1 Voltage values are with respect to network ground terminal unless otherwise specified
- 2 This is the voltage between two emitters of a multiple-emitter input transistor
- 3 This value applies when the base-emitter resistance (RBE) is equal to or less than 500  $\Omega$
- 4 This is the maximum voltage which should be applied to any output when it is in the off state
- 5 Both halves of these dual circuits may conduct rated current simultaneously

- 6 For the μA75450 only, the substrate (Pin 8), must always be at the most negative device voltage for proper operation
- 7 Above 60°C ambient temperature, derate linearly at 8 3 mW/°C for Ceramic DIP and Molded DIP. For the Molded Mini DIP and Ceramic Mini DIP, derate at 6 7 mW/°C above 30°C

#### **μΑ75450B**

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, unless otherwise indicated

**TTL Gates** 

Symbol	Characteristic		Test Figure	Condition	Min	Typ(1)	Max	Unit
V _{IH}	Input HIGH Voltage		1		2			٧
VIL	Input LOW Voltage		2				0.8	٧
V _{CD}	Input Clamp Diode	Voltage	3	$V_{CC} = Min, I_{IN} = -12 \text{ mA}$			-1.5	٧
V _{OH}	Output HIGH Voltag	je	2	$V_{CC} = Min, V_{IL} = 0.8 \text{ V}$ $I_{OH} = -400 \mu A$	2.4	3.3		V
V _{OL}	Output LOW Voltag	je	1	$V_{CC} = Min$ , $V_{IN} = 2 V$ $I_{OL} = 16 mA$		0.22	0.4	v
		Input A					1	T .
lį	at Maximum Input Voltage	Input G	4	$V_{CC} = Max, V_{IN} = 5.5 V$			2	mA
		Input A		V 14. V 0.4V			40	
ΙΗ	Input HIGH Current	Input G	4	$V_{CC} = Max, V_{IN} = 2.4 V$			80	μA
	1	Input A		V - M V - 0.4 V			-1.6	
IIL	Input LOW Current	Input G	3	$V_{CC} = Max, V_{IN} = 0.4 V$			-3.2	mA
los	Short-Circuit Outpu Note 2	t Current,	5	V _{CC} = Max	-18		-55	mA
Іссн	Supply Current, Ou	tput HIGH	6	V _{CC} = Max, V _{IN} = 0 V		2	4	- A
ICCL	Supply Current, Ou	tput LOW	6	V _{CC} = Max, V _{IN} = 5 V		6	11	mA

#### μ**A75450B**

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, unless otherwise indicated

#### **Output Transistors**

Symbol	Characteristic	ic Condition		Typ (1)	Max	Unit
V _{(BR)CBO}	Collector to Base Breakdown Voltage	$I_C = 100 \mu\text{A},  I_E = 0$	35			V
V _{(BR)CER}	Collector to Base Breakdown Voltage	$I_{C} = 100 \ \mu A, R_{BE} = 500 \ \Omega$	30			V
V _{(BR)EBO}	Emitter to Base Breakdown Voltage	$I_E = 100 \ \mu A, I_C = 0$	5			V
	Static Forward Current	$V_{CE} = 3 \text{ V, } I_{C} = 100 \text{ mA, } T_{A} = 25 ^{\circ}\text{C}$ $V_{CE} = 3 \text{ V, } I_{C} = 300 \text{ mA, } T_{A} = 25 ^{\circ}\text{C}$	25 30			
hFE	Transfer Ratio, Note 3	$V_{CE} = 3 \text{ V, } I_{C} = 100 \text{ mA}$	20			
		$V_{CE} = 3 \text{ V, I}_{C} = 300 \text{ mA}$	25			
.,	Base to Emitter Voltage,	I _B = 10 mA, I _C = 100 mA		0.85	1.0	V
V _{BE(sat)}	Note 3	I _B = 30 mA, I _C = 300 mA		1.05	1.2	V
.,	Collector to Emitter Saturation	I _B = 10 mA, I _C = 100 mA		0.25	0.4	٧
V _{CE(sat)}	Voltage, Note 3	I _B = 30 mA, I _C = 300 mA		0.5	0.7	V

#### Note

- 1 All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$
- 2 Not more than one output should be shorted at a time
- 3 These parameters must be measured using the pulse techniques  $\,t_{W}=300~\mu s,\,duty\,cycle \leq 2\%$
- 4 Voltage and current values shown are nominal, exact values vary slightly with transistor parameter

#### $\mu$ A75450B

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

#### **TTL Gates**

		Test		μ <b>Α75450B</b>			
Symbol	Characteristic	1 1	Condition	Min	Тур	Max	Unit
T _{PLH}	Propagation Delay Time, LOW to HIGH	10	0 - 45 - 5 - 0 - 400 0		12	22	ns
tPHL	Propagation Delay Time, HIGH to LOW	12	$C_L$ = 15 pF, $R_L$ = 400 $\Omega$		8	15	ns

#### **Output Transistors**

Symbol	Characteristic	Test Figure	Condition (Note 3)	Min	Тур	Max	Unit
t _d	Delay Time				8	15	ns
t _r	Rise Time	10	$I_C = 200 \text{ mA}, V_{BE(off)} = -1 \text{ V}$ $I_{B(1)} = 20 \text{ mA}, I_{B(2)} = -40 \text{ mA}$		12	20	ns
ts	Storage Time	13	$ B_{(1)}  = 20 \text{ mA},  B_{(2)}  = -40 \text{ mA}$ $ C_L  = 15 \text{ pF}, R_L  = 50 \Omega$		7	15	ns
tf	Fall Time		10 p. , g		6	15	ns


#### **Gates and Transistors Combined**

Symbol	Characteristic	Test Figure	Condition	Min	Тур	Max	Unit
tPLH	Propagation Delay Time, LOW to HIGH				20	30	ns
tpHL	Propagation Delay Time, HIGH to LOW	],,	I _C = 200 mA, C _L = 15 pF,		20	30	ns
tTLH	Transition Time, LOW to HIGH	14	$R_1 = 50 \Omega$		7	12	ns
tTHL	Transition Time, HIGH to LOW				9	15	ns
V _{OH}	HIGH Level Output Voltage After Switching	15	$V_S$ = 20 V, $I_C$ $\approx$ 300 mA $R_{BE}$ = 500 $\Omega$	V _S - 6.5			mV

- 1. All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C
- 2 Not more than one output should be shorted at a time
- 3 These parameters must be measured using the pulse techniques  $\,t_{W}$  = 300  $\mu s,$  duty cycle  $\leq 2\%$
- 4 Voltage and current values shown are nominal, exact values vary slightly with transistor parameter

# $\mu$ A75451A/B • $\mu$ A75461 • $\mu$ A75471 Dual Positive AND Peripheral Drivers

#### Connection Diagram 8-Pin DIP



#### (Top View)

#### **Truth Table**


Inp	Inputs Y L L		utput
Х	Υ		Z
L	L	L	(on state)
L	Н	L	(on state)
Н	L	L	(on state)
Н	Н	Н	(off state)

H = HIGH Level, L = LOW Level

#### **Order Information**

Туре	Package	Code	Part No.
μA75451A	Molded DIP	9T	μA75451ATC
μA75451A	Ceramic DIP	6T	μA75451ARC
μA75451B	Molded DIP	9T	μA75451BTC
μA75451B	Ceramic DIP	6T	μA75451BRC
μΑ75461	Molded DIP	9T	μA75461TC
μΑ75471	Molded DIP	9T	μA75471TC

#### **Equivalent Circuit (Each Driver)**



Component values shown are nominal All resistor values in ohms

 $\mu$ A75451A/B

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1.

	Characteristic			μΑ75451Α			μ <b>A75451B</b>			
Symbol		Test Figure	Condition (Note 1)	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	7		2.0			2.0			V
V _{IL}	Input LOW Voltage	7				0.8			0.8	V
V _{CD}	Input Clamp Diode Voltage	8	$V_{CC} = Min,$ $I_{IN} = -12 \text{ mA}$			-1.5			-1.5	v
Іон	Output HIGH Current	7	V _{CC} = Min, V _{IH} = 2 V, Note 2			100			100	μΑ
		$V_{CC} = Min,$ $V_{IL} = 0.8 V,$ $I_{OL} = 100 \text{ mA}$		0.25	0.4		0.25	0.4	V	
V _{OL}	Output LOW Voltage	/	$V_{CC} = Min$ $V_{IL} = 0.8 V$ , $I_{OL} = 300 \text{ mA}$		0.5	0.7		0.5	0.7	_\\
lı	Input Current at Maximum Input Voltage	9	V _{CC} = Max, V _{IN} = 5.5 V			1.0			1.0	mA
ΊΗ	Input HIGH Current	9	V _{CC} = Max, V _{IN} = 2.4 V			40			40	μΑ
I _{IL}	Input LOW Current	8	$V_{CC} = Max,$ $V_{IN} = 0.4 V$		-1.0	-1.6		-1.0	-1.6	mA
Іссн	Supply Current, Output High	10	V _{CC} = Max, V _{IN} = 5 V		7.0	11		7.0	11	mA
ICCL	Supply Current Output LOW		V _{CC} = Max, V _{IN} = 0 V		52	65		52	65	mA

#### $\mu$ A75451A/B

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

Symbol				μΑ75451Α			μ <b>Α75451B</b>			
	Characteristic	Test Figure	Condition	Min	Тур	Max	Min	Тур	Max	Unit
tPLH	Propagation Delay Time, LOW to HIGH				20	55		18	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	14	$\begin{split} &I_O\approx 200 \text{ mA},\\ &C_L=15 \text{ pF},\\ &R_L=50 \Omega \end{split}$		20	40		18	25	ns
t _{TLH}	Transition Time, LOW to HIGH	14			8	20		5	8	ns
t _{THL}	Transition Time, HIGH to LOW				12	20		7	12	ns
V _{OH}	HIGH Level Output Voltage After Switching	15	$I_{O} \approx$ 300 mA, Note 3	V _S - 6.5			V _S - 6.5			mV

^{1.} All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

²  $V_{OH}$  = 30 V for  $\mu$ A75451A and B, 35 V for  $\mu$ A75461, 80 V for µA75471

³  $V_S = 20 \text{ V for } \mu\text{A75451A}$  and B, 30 V for  $\mu\text{A75461}$ , 55 V for μA75471

### μΑ75461/μΑ75471

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, page 1.

				μ <b>Α75</b> 4	161		μ <b>Α754</b>	71		
Symbol	Characteristic	Test Figure	Condition (Note 1)	Min	Тур	Max	Min	Тур	Max	Unit
VIH	Input HIGH Voltage	7		2.0			2.0			V
VIL	Input LOW Voltage	7				0.8			0.8	V
V _{CD}	Input Clamp Diode Voltage	8	V _{CC} = Min, I _{IN} = -12 mA		-1.2	-1.5		-1.2	-1.5	V
Юн	Output HIGH Current	7	V _{CC} = Min, V _{IH} = 2 V, Note 2			100			100	μΑ
	Output LOW/ Voltage	7	$V_{CC} = Min,$ $V_{IL} = 0.8 V,$ $I_{OL} = 100 \text{ mA}$		.16	0.4		0.16	0.4	v
Vol	Output LOW Voltage	<i>'</i>	$V_{CC} = Min,$ $V_{IL} = 0.8 V$ $I_{OL} = 300 \text{ mA}$		.35	0.7		0.35	0.7	V
lį	Input Current at Maximum Input Voltage	9	V _{CC} = Max, V _I = 5.5 V			1.0			1.0	mA
I _{IH}	Input HIGH Current	9	V _{CC} = Max, V _I = 2.4 V			40			40	μΑ
I _{IL}	Input LOW Current	8	V _{CC} = Max, V _I = 0.4 V		-1.0	-1.6		-1.0	-1.6	mA
Іссн	Supply Current, Output High	10	V _{CC} = Max, V _I = 5 V		8.0	11		8.0	11	mA
ICCL	Supply Current Output LOW	10	V _{CC} = Max, V _{IH} = 0 V		61	76		61	76	mA

#### $\mu$ A75461/ $\mu$ A75471

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

				μΑ75461			μ <b>Α75471</b>			
Symbol	Characteristic	Test Figure	Condition	Min	Тур	Max	Min	Тур	Max	Unit
tpLH	Propagation Delay Time, LOW to HIGH				35	55		35	55	ns
tpHL	Propagation Delay Time, HIGH to LOW		l _O ≈ 200 mA,		25	40		25	40	ns
t _{TLH}	Transition Time, LOW to HIGH	14	$C_L = 15 \text{ pF},$ $R_L = 50 \Omega$		8	20		8.0	20	ns
t _{THL}	Transition Time, HIGH to LOW				10	20		10	20	ns
V _{OH}	HIGH Level Output Voltage After Switching	15	$I_O \approx 300$ mA, Note 3	V _S - 10			V _S - 18			mV

¹ All typical values are at  $V_{CC}$  = 5 V,  $T_A$  = 25°C


²  $V_{OH}$  = 30 V for  $\mu$ A75451A and B, 35 V for  $\mu$ A75461, 80 V for  $\mu$ A75471

³  $~V_{\mbox{\scriptsize S}}=20$  V for  $\mu\mbox{\scriptsize A75451A}$  and B, 30 V for  $\mu\mbox{\scriptsize A75461},$  55 V for  $\mu\mbox{\scriptsize A75471}$ 

#### 6

## $\mu$ A75452A/B • $\mu$ A75462 • $\mu$ A75472 Dual Positive NAND Peripheral Driver

### Connection Diagram 8-Pin DIP



#### **Truth Table**


Inp	Inputs  1 2 L L L H H L	C	utput
1	2		
L	L	Н	(off state)
L	Н	Н	(off state)
Н	L	Н	(off state)
Н	Н	L	(on state)

H = HIGH Level, L = LOW Level

#### **Order Information**

Туре	Package	Code	Part No.
μA75452A	Molded DIP	9T	μA75452ATC
μA75452A	Ceramic DIP	6T	μA75452ARC
μA75452B	Molded DIP	9T	μA75452BTC
μA75452B	Ceramic DIP	6T	μA75452BRC
μ <b>Α</b> 75461	Ceramic DIP	6T	μA75461TC
μΑ75471	Ceramic DIP	6T	μA75471TC

#### **Equivalent Circuit (Each Driver)**



Component values shown are nominal All resistor values in ohms

μ**A75452A/B** 

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, page 1, unless otherwise indicated.

				μ <b>Α75</b> 4	152A		μ <b>Α75</b> 4	152B		
Symbol	Characteristic	Test Figure	Condition (Note 1)	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	7		2			2			V
VIL	Input LOW Voltage	7				0.8			0.8	V
V _{CD}	Input Clamp Diode Voltage	8	$V_{CC} = Min,$ $I_{IN} = -12 \text{ mA}$			-1.5			-1.5	v
Іон	Output HIGH Current	7	V _{CC} = Min V _{IL} = 0.8 V, Note 2			100			100	μΑ
	Output I OW/ Voltage	7	$V_{CC} = Min,$ $V_{IH} = 2 V$ $I_{OL} = 100 \text{ mA}$		0.25	0.4		0.25	0.4	v
V _{OL}	Output LOW Voltage	/	$V_{CC} = Min,$ $V_{IH} = 2 V$ $I_{OL} = 300 \text{ mA}$		0.5	0.7		0.5	0.7	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
l _l	Input Current at Maximum Input Voltage	9	V _{CC} = Max, V _{IN} = 5.5 V			1.0			1.0	mA
Ін	Input HIGH Current	9	V _{CC} = Max, V _{IN} = 2.4 V			40			40	μΑ
I _{IL}	Input LOW Current	8	V _{CC} = Max, V _{IN} = 0.4 V		-1.0	-1.6		-1.0	-1.6	mA
Іссн	Supply Current, Output HIGH	10	V _{CC} = Max, V _{IN} = 0 V		11	14		11	14	mA
ICCL	Supply Current Output LOW	10	V _{CC} = Max, V _{IN} = 5 V		56	71		56	71	mA

#### $\mu$ A75452A/ $\mu$ A75452B

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

	Characteristic			μ <b>Α</b> 7545	2A		μ <b>A</b> 55/7	5452B		Unit
Symbol		Test Figure	Condition	Min	Тур	Max	Min	Тур	Max	
tpLH	Propagation Delay Time, LOW to HIGH				25	65		25	35	ns
tpHL	Propagation Delay Time, HIGH to LOW		l _O ≈ 200 mA,		25	50		22	35	ns
tTLH	Transition Time, LOW to HIGH		$C_L = 15 \text{ pF},$ $R_L = 50 \Omega$		8	25		5	8	ns
t _{THL}	Transition Time, HIGH to LOW				12	20		7	12	ns
V _{OH}	HIGH Level Output Voltage After Switching	15	$I_O \approx 300$ mA, Note 3	V _S - 6.5	5		V _S - 6.5	5		mV

¹ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

²  $V_{OH} = 30 \text{ V}$  for  $\mu\text{A}75452\text{A}$  and B, 35 V for  $\mu\text{A}75462$ , 80 V for  $\mu\text{A}75472$ 

³ V  $_{\mbox{\scriptsize S}}=20$  V for  $\mu\mbox{\scriptsize A75452A}$  and B, 30 V for  $\mu\mbox{\scriptsize A75462},$  55 V for  $\mu\mbox{\scriptsize A75472}.$ 

#### $\mu$ A75462/ $\mu$ A75472

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, page 1, unless otherwise indicated.

				μ <b>A</b> 754	162		μ <b>A</b> 754	172		
Symbol	Characteristic	Test Figure	Condition (Note 1)	Min	Тур	Max	Min	Тур	Max	Unit
V _{IH}	Input HIGH Voltage	7		2			2.0			V
VIL	Input LOW Voltage	7				0.8			0.8	V
V _{CD}	Input Clamp Diode Voltage	8	$V_{CC} = Min,$ $I_{IN} = -12 \text{ mA}$		-1.2	-1.5		-1.2	-1.5	v
Іон	Output HIGH Current	7	V _{CC} = Min V _{IL} = 0.8 V, Note 2			100			100	μΑ
	Output I OW Voltage	7	$V_{CC} = Min$ $V_{IH} = 2 V$ $I_{OL} = 100 \text{ mA}$		0.16	0.4		0.16	0.4	v
V _{OL}	Output LOW Voltage	<i>'</i>	$V_{CC} = Min,$ $V_{IH} = 2 V$ $I_{OL} = 300 \text{ mA}$		0.35	0.7		0.35	0.7	] <b>v</b>
l _l	Input Current at Maximum Input Voltage	9	V _{CC} = Max, V _{IN} = 5.5 V			1.0			1.0	mA
l _{IH}	Input HIGH Current	9	$V_{CC} = Max,$ $V_{IN} = 2.4 V$			40			40	μΑ
l _{IL}	Input LOW Current	8	$V_{CC} = Max,$ $V_{IN} = 0.4 V$		-1.0	-1.6		-1.0	-1.6	mA
Іссн	Supply Current, Output HIGH	10	V _{CC} = Max, V _{IN} = 0 V		13	17		13	17	mA
ICCL	Supply Current Output LOW	10	V _{CC} = Max, V _{IN} = 5 V		65	76		65	76	mA

#### $\mu$ A75462/ $\mu$ A75472

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 


				μ <b>Α7546</b> 2	2		μ <b>Α7547</b> 2	2		
Symbol		Test Figure	Condition	Min	Тур	Max	Min	Тур	Max	Unit
tpLH	Propagation Delay Time, LOW to HIGH				50	65		45	65	ns
tpHL	Propagation Delay Time, HIGH to LOW	14	l _O ≈ 200 mA,		40	50		30	50	ns
t _{TLH}	Transition Time, LOW to HIGH	1 4	$C_L = 15 \text{ pF},$ $R_L = 50 \Omega$		12	25		13	25	ns
t _{THL}	Transition Time, HIGH to LOW				15	20		10	20	ns
VoH	HIGH Level Output Voltage After Switching	15	$I_{O} \approx$ 300 mA, Note 3	V _S - 10			V _S - 18			mV

¹ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

²  $V_{OH}$  = 30 V for  $\mu$ A75452A and B, 35 V for  $\mu$ A75462, 80 V for  $\mu$ A75472.

# $\mu$ A75453A/B Dual Positive OR Peripheral Drivers

### Connection Diagram 8-Pin DIP



(Top View)

#### **Truth Table**


Inp	Inputs	Output					
1	2						
L	L	L	(on state)				
L	Н	Н	(off state)				
Н	L	н	(off state)				
Н	Н	Н	(off state)				

H = HIGH Level, L = LOW Level

#### **Order Information**

Type	Package	Code	Part No.
μΑ75453Α	Ceramic DIP	6T	μA75453ARC
μΑ75453Α	Molded DIP	9 <b>T</b>	μA75453ATC
μA75453B	Ceramic DIP	6T	μA75453BRC
μA75453B	Molded DIP	9T	μA75453BTC

#### **Equivalent Circuit (Each Driver)**



Component values shown are nominal All resistor values in ohms

#### μA75453A/B

Electrical Characteristics Guaranteed over operating temperature range and supply voltage range, use test table 1, page 1, unless otherwise indicated.

Symbol	Characteristic	Test Figure	Condition	Min	Typ (Note)	Max	Unit
V _{IH}	Input HIGH Voltage	7		2			٧
V _{IL}	Input LOW Voltage	7				0.8	٧
V _{CD}	Input Clamp Diode Voltage	8	$V_{CC} = Min,$ $I_{IN} = -12 \text{ mA}$			-1.5	V
I _{OH}	Output HIGH Current	7	V _{CC} = Min, V _{OH} = 30 V V _{IH} = 2 V			100	μΑ
	Output LOW Valles as	7	$V_{CC} = Min, V_{IL} = 0.8 V$ $I_{OL} = 100 \text{ mA}$		0.25	0.4	,
V _{OL}	Output LOW Voltage	/	$V_{CC} = Min, V_{IL} = 0.8 V$ $I_{OL} = 300 \text{ mA}$		0.5	0.7	] •
l ₁	Input Current at Maximum Input Voltage	9	V _{CC} = Max, V _{IN} = 5.5 V			1.0	mA
IH	Input HIGH Current	9	V _{CC} = Max, V _{IN} = 2.4 V			40	μΑ
I _Ι L	Input LOW Current	8	V _{CC} = Max, V _{IN} = 0.4 V		-1.0	-1.6	mA
Іссн	Supply Current, Output HIGH	11	V _{CC} = Max, V _{IN} = 5 V		8.0	11	mA
ICCL	Supply Current, Output LOW	7''	V _{CC} = Max, V _{IN} = 5 V		54	68	mA

#### $\mu$ A75453A/B

AC Characteristics  $V_{CC} = 5 \text{ V}, T_A = 25 ^{\circ}\text{C}$ 

Symbol				μ <b>A</b> 7545	μ <b>Α75453Α</b>			μ <b>Α75453B</b>		
	Characteristic	Test Figure	Condition	Min	Тур	Max	Min	Тур	Max	Unit
t _{PLH}	Propagation Delay Time, LOW to HIGH		$I_{O} \approx$ 200 mA, $C_{L}$ = 15 pF, $R_{L}$ = 50 $\Omega$		20	55		18	25	ns
t _{PHL}	Propagation Delay Time, HIGH to LOW	14			20	40		16	25	ns
tTLH	Transition Time, LOW to HIGH	14			8	25		5	8	ns
t _{THL}	Transition Time, HIGH to LOW				12	25		7	12	ns
V _{OH}	HIGH Level Output Voltage After Switching	15	$V_S = 20 \text{ V},$ $I_O \approx 300 \text{ mA}$	V _S - 6.5			V _S - 6.5			mV

3 
$$V_S = 20 V$$
 for  $\mu A75452A$  and B


¹ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ 

²  $V_{OH}$  = 30 V for  $\mu$ A75453A and B

#### **Characteristics Measurement Information**


#### **DC Test Circuit (Note)**

Fig. 1 VIH, VOL




Both inputs are tested simultaneously

Fig. 2 VIL, VOH



Each input is tested separately

Fig. 3 V_{CD}, I_{IL}




#### Notes

- 1 Each input is tested separately.
- $2\,$  When testing  $V_{\mbox{\scriptsize CD}},$  input not under test is open

#### Note


Arrows indicate actual direction of current flow. Current into a terminal is a positive value.

Fig. 4 I_I, I_{IH}




Each input is tested separately

Fig. 5 los




Each gate is tested separately

Fig. 6 ICCH, ICCL



Both gates are tested simultaneously

Fig. 7 VIH, VIL, IOH, VOL



Note


Each input is tested separately.

#### Characteristics Measurement Information (Cont.)

**Test Table 2** 

	Input	}	Output			
Circuit	Under Test	Other Input	Apply	Measure IOH VOL VOL IOH IOH		
μΑ754Χ1	V _{IH} V _{IL}	V _{IH} V _{CC}	V _{OH} I _{OL}			
μ <b>Α754</b> Χ2	V _{IH} V _{IL}	V _{IH} V _{CC}	IoL Voh			
μ <b>Α754</b> Χ3	V _{IH} V _{IL}	GND V _{IL}	V _{OH} I _{OL}	lон Vol		


Fig. 8 V_{CD}, I_{IL}



#### Notes


- 1 Each input is tested separately
- 2 When testing I/L  $\mu A75400$ , the input not under test is grounded. For all other circuits it is at 4.5 V
- 3 When testing  $V_{\mbox{CD}}$ , input not under test is open

Fig. 9 I_I, I_{IH}




Each input is tested separately.

Fig. 10 I_{CCH}, I_{CCL} for AND, NAND Circuits



Both gates are tested simultaneously

Fig. 11 I_{CCH}, I_{CCL} for OR, NOR Circuits




Both gates are tested simultaneously


### Characteristics Measurement Information Switching Characteristics

### Fig. 12 Propagation Delay Times, Each Gate (μΑ55450, μΑ75450 Only)

#### **Test Circuit**



#### **Voltage Waveforms**




- 1 The pulse generator has the following characteristics PRR = 1 MHz,  $Z_{OUT}~\approx~50~\Omega$
- 2 C_L includes probe and jig capacitance
- 3 All diodes are FD777


### Characteristics Measurement Information Switching Characteristics (Cont.)

Fig. 13 Switching Times, Each Transistor  $(\mu A75450 \text{ Only})$ 

#### **Test Circuit**



#### **Voltage Waveforms**




- 1 The pulse generator has the following characteristics duty cycle  $\leq$  1%, Z_OUT  $\approx$  50  $\Omega$
- 2 C_L includes probe and jig capacitance


### Characteristics Measurement Information Switching Characteristics (Cont.)

#### Fig. 14 Switching Times of Complete Drivers

#### **Test Circuit**



#### **Voltage Waveforms**




- 1 The pulse generator has the following characteristics PRR = 1 MHz,  $\rm Z_{OUT}~\approx~50~\Omega$
- 2 When testing μA75450, connect output Y to transistor base with a 500 Ω resistor to ground
- 3 CL includes probe and jig capacitance

### Characteristics Measurement Information Switching Characteristics (Cont.)


Fig. 15 Latch-up Test of Complete Drivers

#### **Test Circuit**



 $V_S = 20 \text{ to } 55 \text{ V}$  (see Table 2)

#### **Voltage Waveforms**



- 1 The pulse generator has the following characteristics PRR = 12 5 kHz,  $Z_{\mbox{OUT}}\approx$  50  $\Omega$
- 2 When testing  $\mu$ A75450, connect output Y to transistor base with a 500  $\Omega$  resistor from there to ground, and ground the substrate terminal.
- 3 C_L includes probe and jig capacitance



A Schlumberger Company

# $\mu$ A75491 • $\mu$ A75492 MOS to LED Segment and Digit Drivers

Interface Products

Description

The 75491 LED Quad Segment Digit Driver interfaces MOS signals to common cathode LED displays. High output current capability makes the devices ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.

The 75492 Hex LED/Lamp Driver converts MOS signals to high output currents for LED display digit select or lamp select. The high output current capability makes this device ideal in time multiplex systems using segment address or digit scan method of driving LEDs to minimize the number of drivers required.

#### μA75491

- **50 mA SOURCE OR SINK CAPABILITY**
- LOW INPUT CURRENTS FOR MOS COMPATIBILITY
- **LOW STANDBY POWER**
- **FOUR HIGH GAIN DARLINGTON CIRCUITS**

#### μA75492

- 250 mA SINK CAPABILITY
- **MOS COMPATIBLE INPUTS**
- **LOW STANDBY POWER**
- SIX HIGH GAIN DARLINGTON CIRCUITS

#### **Truth Tables**

#### μ**Α75491**

INPUTS 1A-4A	OUTPUTS 1E-4E	OUTPUTS 1C-4C		
L	L	н		
Н	Н	L		


#### **μΑ75492**

INPUTS 1A-6A	OUTPUTS 1Y-6Y
L	Н
Н	L

H = HIGH Level, L = LOW Level

### Connection Diagrams 14-Pin DIP

μA75491




(Top View)

Order	Inform	ation

Гуре	Package	Code
uA75491	Molded DIP	9A

Part No. μΑ75491PC

μA75492




(Top View)

**Order Information** 


Orael Illion	mation		
Type	Package	Code	Part No.
μΑ75492	Molded DIP	9A	μΑ75492PC

Absolute Maximum Ratings	10 V	Operating Temperature Dange	0°C to 70°C
Supply Voltage	10 V	Operating Temperature Range	0°C to 70°C
Input Voltage (Note 1)	−5.0 to V _{SS}	Storage Temperature Range	-55°C to +125°C
Collector (Output) Voltage		Pin Temperature	
(Note 2)	10 V	Molded DIP (Soldering, 10 s)	260°C
Collector (Output) to Input			
Voltage	10 V		
Emitter to Ground Voltage			
$(V_{IN} \ge 5.0 \text{ V}) 75491$	10 V		
Emitter to Input Voltage 75491	5.0 V		
Continuous Collector Current		Notes	
75491,	50 mA	1 The input is the only device terminal	which may be negative
75492	250 mA	with respect to ground	
Collector Output Current		2 Voltage values are with respect to n	etwork ground terminal
(75492) all collectors	600 mA	unless otherwise noted	
Continuous Total Power		3 Above 60°C ambient temperature, d	erate linearly
Dissipation (Note 3)	800 mW	at 8 3 mW/°C	,
•			

#### Equivalent Circuit (1/2 of $\mu$ A75491)



#### Equivalent Circuit (1/3 of $\mu$ A75492)



#### $\mu$ A75491 DC Characteristics $V_{SS} = 10 \text{ V}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C} \text{ unless otherwise specified}$

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
VCEL	LOW Level Collector	11a = 25°C			0.9	1.2	v
V CEL	to Limiter voltage	$V_{IN} = 8.5 \text{ V thro}$ $I_{OL} = 50 \text{ mA, V}$			0.9	1.5	v
lou	Collector HIGH Current	V _{CH} = 10 V	V _E = 0, V _{IN} = 0.7 V			100	μΑ
Існ	Collector Fight Current	V _{CH} = 10 V	$V_E = 0,$ $I_{IN} = 40 \mu\text{A}$			100	μΑ
lı	Input Current at Maximum Input Voltage	V _{IN} = 10 V	I _{OL} = 20 mA		2.0	3.3	mA
IER	Reverse Biased Emitter Current	I _C = 0, V _{IN} = 0, V _E = 5.0 V				100	μΑ
lss	Supply Current					1.0	mA

#### $\mu$ A75491 AC Characteristics $V_{SS} = 7.5 \text{ V}, T_A = 25 ^{\circ}\text{C}$

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
tPHL	Propagation Delay Time	$R_L = 200 \Omega, V_{INH} = 4.5 V$		20		ns
tPLH		$C_L = 15  pF,  V_E = 0$		100		ns


#### $\mu$ A75492 DC Characteristics V_{SS} = 10 V, T_A = 0°C to 70°C unless otherwise specified

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
VoL	Output LOW Voltage	$V_{IN} = 6.5 \text{ V through } 1.0 \text{ k}\Omega$ $I_{OL} = 250 \text{ mA}, T_A = 25^{\circ}\text{C}$			0.9	1.2	V
- 02	ouiput 2011 toituge	V _{IN} = 6.5 V throu I _{OL} = 250 mA	ıgh 1.0 k $Ω$		0.9	1.5	v
la	Output HIGH Current	V _{OH} = 10 V	$I_{IN} = 40 \mu A$			200	μΑ
ЮН	Output riidiri ourreiit	V _{OH} = 10 V	V _{IN} = 0.5 V			200	μΑ
lı	Input Current at Maximum Input Voltage	V _{IN} = 10 V	I _{OL} = 20 mA		2.0	3.3	mA
Iss	Supply Current					1.0	mA

#### $\mu$ A75492 AC Characteristics $V_{SS} = 7.5 \text{ V}, T_A = 25 ^{\circ}\text{C}$


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
tPHL	Propagation Delay Time	$R_L = 39 \Omega, V_{IN} = 7.5 V$		30		ns
tPLH	Propagation Delay Time	C _L = 15 pF		300		ns

#### **Test Circuit**



- 1 The pulse generator has the following characteristics.
- $Z_{OUT}$  = 50  $\Omega$ , PRR = 100 kHz,  $t_W$  = 1  $\mu$ s
- 2 C_L includes probe and jig capacitance.

#### Waveform




#### **Typical Application**

### Interfacing Between MOS Calculator Circuit and LED Multi-Digit Display

This example of time multiplexing the individual digits in a visible display minimizes display circuitry. Up

to twelve digits of a 7-segment display plus decimal point may be displayed using only three 75491 and two 75492 drivers.





A Schlumberger Company

### $\mu$ A438 Serial Input LCD Driver

Interface Products

#### Description

The  $\mu$ A438 is a CMOS/LSI circuit that drives an LCD display, usually under microprocessor control. The part acts as a "smart" peripheral that drives up to 32 LCD segments. It needs only three control lines due to its serial input construction. It latches the data to be displayed and relieves the microprocessor from the task of generating the required waveforms. The  $\mu$ A438 can drive any standard or custom parallel drive LCD display whether it be field effect or dynamic scattering, 7, 9, 13 or 16 segment characters, decimals, leading + or -, or special symbols. Several  $\mu$ A438s can be cascaded. The ac frequency of the LCD waveforms can be supplied by the user or can be generated by attaching a capacitor to the LCD  $\phi$  input, which controls the frequency of an internal oscillator.

The  $\mu$ A438 can also be used as a column driver in a multiplexed LCD display. In this application it acts as a "dumb" peripheral since timing and refresh must be supplied externally.

- DRIVES UP TO 32 LCD SEGMENTS OF ARBITRARY CONFIGURATION
- CMOS CONSTRUCTION FOR WIDE SUPPLY VOLTAGE RANGE LOW-POWER OPERATION HIGH-NOISE IMMUNITY WIDE TEMPERATURE RANGE
- CMOS, NMOS, AND TTL COMPATIBLE INPUTS
- CASCADABLE
- CHOICE OF ON-CHIP OR EXTERNAL OSCILLATOR
- **REQUIRES ONLY 3-CONTROL LINES**

#### **Absolute Maximum Ratings**

Supply Voltage, V_{DD} Input Voltage, (CLK, Data In, Load Inputs) -0.3 V to 15 V

+V_{DD} - 15 V to +V_{DD} + 0.3 V

Input Voltage (LCD  $\phi$  Input) -0

-0.3 V to +V_{DD}


+0.3 V

Storage Temperature Range
Operating Temperature Range

-65°C to +125°C -40°C to +70°C

Pin Temperature (Soldering, 60 s) 300°C

Connection Diagram 40-Pin DIP




**Order Information** 

Type Package
μA438 Ceramic DIP

Code 61 Part No. μA438JC

#### **Block Diagram**



Flectrical Characteristics Von = +5 V unle	see athorwise enacified

Symbol	Characteristics		Condition	Min	Max	Unit
V _{DD}	Supply Voltage			3	13	٧
I _{DD1} I _{DD2}	Supply Current		LCD $\phi$ Osc at $<$ 15 kHz LCD $\phi$ Driven		60 10	μA μA
V _{IH}	Input HIGH Level	Clock		0.5 V _{DD}	V _{DD}	٧
VIL	Input LOW Level	Data		V _{DD} -15	0.2 V _{DD}	٧
L	Input Current	Load			5	μΑ
Cl	Input Capacitance				5	ρF
RON	Segment Output Impe	dance	I _L = 10 μA		40	kΩ
RON	Backplane Output Impedance				3	kΩ
R _{ON}	Data Out Output Impedance				3	kΩ
f	Clock Rate		50% Duty Cycle	dc	1.5	MHz
tos	Data Set-up Time		Data change to Clock falling edge	150		ns
t _{DH}	Data Hold Time			100		ns
t _{pw}	Load Pulse Width			200		ns
t _{pd}	Data Out Propagation	Delay	C _L = 15 pF		500	ns
V _{IH}	LCDφ Input HIGH Lev	el		0.9 V _{DD}		٧
V _{IL}	LCD $\phi$ input LOW Leve	əl			0.1 V _{DD}	٧
ار	LCD		Driven		5	μΑ

#### **Applications**

- The shift register loads, shifts, and outputs on the falling edge of Clock.
- 2. A logic 1 on Data In causes a segment to be visible.
- A logic 1 on Load causes a parallel load of the data in the shift register into the latches that control the segment drivers.
- 4. If LCD  $\phi$  is driven it is in phase with the Backplane Output.
- 5. To cascade units, (a) connect the Data Out of one chip to Data In of next chip, and (b) either connect Backplane of one chip to LCD  $\phi$  of all other chips (thus one capacitor provides frequency control for all chips) or connect LCD  $\phi$  of all chips to a common driving signal. If the former is chosen, don't tie all backplanes together (just use one of them) and drive LCD  $\phi$  with a Backplane output that doesn't go to the actual backplane. (This reduces the dc component of driving signals).
- 6. The supply voltage of the μA438 is equal to half the peak-to-peak driving voltage of the LCD. If the μA438 supply voltage is less than the swing of the controlling logic signals, the positive supply leads of the logic circuitry and the μA438 should be tied in common, not the ground (or negative) supply leads. Be careful that input level specifications are met.

- 7. The LCD  $\phi$  pin can be used in two modes, driven or oscillating. If LCD  $\phi$  is driven, the circuit will sense this condition and pass the LCD  $\phi$  input to the backplane output. If the LCD  $\phi$  pin is allowed to oscillate, its frequency is inversely proportional to capacitance and the LCD driving waveforms have a frequency  $2^8$  slower than the oscillator itself. The approximate relationship is  $f_{\text{out}}(\text{Hz}) = 2500/c(\text{pF})$ .
- Avoid changing Data In when clock is falling. Avoid changing Load when clock is falling.
- The number of a segment corresponds to how many clock pulses have occurred since its data was present at the input. For example, the data on SEG 19 was the Data In 19 clock pulses earlier.



Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	. 7
Telecommunications	8
Special Functions	9
Hi Rel Processing	10
Package Outlines	11
Fairchild Sales Offices	12



A Schlumberger Company

### μA9650 4-Bit Current Source


**Data Aquisition Products** 

#### **Description**

The  $\mu$ A9650 is a high speed, 4-Bit Precision Current Source, intended for use in d/a and a/d converters with up to 12-bit accuracy. It is constructed on a single silicon chip, using the Fairchild Planar epitaxial process and consists of a reference transistor and four logic operated precision current sources connected to a single output summing line. Logic inputs are fully TTL compatible under all temperature and supply conditions. A clamp circuit is provided to prevent turn on latchup on the reference input.

- 200 ns SETTLING TIME (12 ± 1/2 LSB)
- VARIABLE BIT CURRENTS
- REFERENCE COMPENSATION
- TTL COMPATIBLE

### Connection Diagram 16-Pin DIP




(Top View)

#### **Order Information**

Type	Package	Code	Part No.
μA 9650-1C	Ceramic DIP	6B	μA9650-1DC
μA9650-2C	Ceramic DIP	6B	μA9650-2DC
μA9650-3D	Ceramic DIP	6B	μA9650-3DC

#### **Equivalent Circuit**



#### **Absolute Maximum Ratings**

 VCC+
 +7 V

 VCC -18 V

 MSB Current
 2.0 mA

 Logic Input Voltage
 +5.5 V

 Power Dissipation (Note 1)
 730 mW

Storage Temperature  $-65^{\circ}$ C to  $+150^{\circ}$ C Operating Temperature  $0^{\circ}$ C to  $70^{\circ}$ C Pin Temperature (Soldering, 60 s)  $+300^{\circ}$ C +7 V to V− Output (V_{REF} voltage  $\geq -7.0$  V) +18 V to V_{REF}

#### **Truth Table**

Logic Input	Nominal Output Current (mA)	Logic Input	Nominal Output Current (mA)
0000	1.875	1000	0.875
0001	1.750	1001	0.750
0010	1.625	1010	0.625
0011	1.500	1011	0.500
0100	1.375	1100	0.375
0101	1.250	1101	0.250
0110	1.125	1110	0.125
0111	1.000	1111	0.000

#### $\mu$ A9650 Kits Required to Build d/a-a/d Converters

Temperature Range	Type and No. of Units				
0° C to +70° C	9650-1C	9650-2C	9650-3C		
Accuracy to:					
8 Bits	0	0	2		
10 Bits	0	1	2		
12 Bits	1	1	1		

#### Notes


 Rating applies for ambient temperature to 70°C. Derate linearly at 9.1 mW/°C for ambient temperatures above 70°C.

 $\mu$ A9650-1C •  $\mu$ A9650-2C •  $\mu$ A9650-3C Electrical Characteristics  $T_A = 20$  °C, Power Supply Range, 4.5 V, -4.5 V, -14 V to 5.5 V, -16 V, unless otherwise specified.


Characteristic (see definitions)	Condition (Type)	Min	Тур	Max	Unit
Linearity	( μΑ9650-1C) ( μΑ9650-2C) ( μΑ9650-3C)			±0.01 ±0.05 ±0.2	% of FSI % of FSI % of FSI
Full Scale Output Current Error	( μΑ9650-1C) ( μΑ9650-2C) ( μΑ9650-3C)			±0.1 ±0.2 ±0.4	% % %
Power Supply Coefficient of Full Scale Output Current	( μA9650-1C) ( μA9650-2C, μA9650-3C)			±0.003 ±0.012	
V _{BE} Range			620		mV
hFE of Reference Transistor			1000		
Output Impedance	All Bits On		5.0		ΜΩ
The following specifications apply fo	r 0°C ≤ T _A ≤ 70°C				
Accuracy	( μΑ9650-1C) ( μΑ9650-2C) ( μΑ9650-3C)			±0.025 ±0.1 ±0.3	% of FSI % of FSI % of FSI
Full Scale Output Current Error	(μΑ9650-1C) (μΑ9650-2C) (μΑ9650-3C)			0.2 0.3 0.6	% % %
Power Supply Coefficient of Full Scale Output Current	( μA9650-1C) ( μA9650-2C, μA9650-3C)			±0.006 ±0.024	
Input LOW Voltage	Each Bit On			0.8	٧
Input HIGH Voltage	Each Bit Off	2.0			٧
Input LOW Current	V _{IL} = 0.4 V			-1.6	mA
Input HIGH Current	V _{IH} = 2.4 V			40	μΑ
Output Current	Bit 1 (MSB) Bit 2 Bit 3 Bit 4 (LSB)		1.0 0.5 0.25 0.125	2.0 1.0 0.5 0.25	mA mA mA mA
Output Current	All Bits Off ( μΑ9650-1C) ( μΑ9650-2C, μΑ 9650-3C)		5.0 5.0	250 500	nA nA
Output Voltage	Feeding Op Amp Summing Junction Resistive Load	-4.0	0	V+	V V
Reference Current	Using Compensation Transistor		1.0		mA
V _{REF} Current			± 1.0	± 2.2	mA
Reference Limit Current	V _{REF} = 0 V	20		75	mA
Positive Supply Current	( μA9650-1C, μA9650-2C) ( μA9650-3C)			8.0 10	mA mA
Negative Supply Current	( μA9650-1C, μA9650-2C) ( μA9650-3C)			-11 -15	mA mA

#### **Typical Performance Curves**


#### Switching Time as a Function of MSB Current (50% In to 10% Out)




#### Output Current Settling Time as a Function of MSB Current (O to FSI Output ± 1/2 LSB)




# Settling Time as a Function of Load Resistance (0 to FSI Output ± 1/2 LSB)




#### Input Logic Threshold Voltage as a Function of Ambient Temperature




#### Input Logic Threshold Voltage as a Function of Supply Voltage



#### Full Scale Output Current Drift as a Function of Ambient Temperature




#### **Typical DC Test Circuit**




- 1. Required resistor ratio tolerances of R $_1$ -R $_5$  to test the various grades are as follows: 9650-1C, R $_5$  to R $_2$  to R $_1$ — $\pm$ 0.005%, R $_3$  to R $_1$ — $\pm$ 0.01%, R $_4$  to R $_1$ — $\pm$ 0.02%.
  - 9650-2C,  $R_5$  to  $R_2$  to  $R_1$  ±0.025%,  $R_3$  to  $R_1$  ±0.05%,  $R_4$  to  $R_1$  ±0.1%.
- 9650-3C,  $\rm R_{5}$  to  $\rm R_{2}$  to  $\rm R_{1}-\pm0.1\%,\,R_{3}$  to  $\rm R_{1}-\pm0.2\%,\,R_{4}$  to  $\rm R_{1}-\pm0.4\%.$
- S₁ closed and S₂ open for output current (all Bits off) tests only.

#### **Typical Applications**


#### **Voltage to Frequency Converter**



#### 8-Bit d/a Converter



#### 8-Bit a/d Converter



Note
Digital GND indicated by Analog GND indicated by



## $\mu$ A9706 8-Channel, 12-Bit D/A Converters

**Data Aquisition Products** 

#### Description

The  $\mu$ A9706 is a d/a converter which allows a microprocessor system to interface and control analog systems. The  $\mu$ A9706 is programmed by 9-bit words, accepted in a serial format, providing conversions on all channels simultaneously and continuously as long as the oscillator signal is present. Digital-to-analog conversion is accomplished using a pulse-width ratio technique for directly controlling the duty cycle of the output pulse streams. Each channel, when appropriately filtered, supplies 6-bit resolution, or 64 discrete analog levels. By properly summing two outputs, the resolution may be controlled up to 12 bits, or 4096 discrete levels. Each channel output maintains 12-bit, or  $\pm$ .01% full-scale, accuracy.

- MICROPROCESSOR COMPATIBLE
- **CMOS TECHNOLOGY**
- LOW COST
- **INDEPENDENT CHANNEL OPERATION**
- LINEARITY ±0.01%
- **EXPANDABLE TO 12-BIT RESOLUTION**
- **INTERNAL MEMORY**
- SINGLE SUPPLY +5 V
- EXCELLENT STABILITY NO ADJUSTMENTS

#### **Absolute Maximum Ratings**

V_{DD} Relative to V_{SS} Digital Input Range

-0.3~V to  $\textrm{V}_{\textrm{DD}}$  +0.3 V

-0.3 V to 5.5 V

Output Sink or Source Current


Operating Temperature
Storage Temperature

25 mA 0°C to 85°C -65°C to +150°C

Pin Temperature (Soldering)
Ceramic DIP (60 s)
Molded DIP (10 s)

300°C 260°C

## Connection Diagram 14-Pin DIP




(Top View)

**Order Information** 

TypePackage $\mu$ A9706Molded DIP $\mu$ A9706Ceramic DIP

Code 9A 7A Part No. μA9706PC μA9706DC

#### **Functional Diagram**



#### **Functional Description**

The  $\mu$ A9706 consists of seven functional blocks: a 6-bit binary counter, a pulse distributor called a priority encoder, 6 x 8 RAM, 1-of-8 channel address decoder, 6-to-1 channel-data multiplexer, 9-bit input shift register, and a set of eight output buffers.

The pulse-width-ratio conversion scheme divides the conversion cycle into binary-weighted time intervals and associates each time interval with a bit position in the 6-bit control word. The control word residing in RAM is then addressed, bit by bit, each bit addressed for the associated time interval. The value of each bit, "1" or "0," controls the output, HIGH or LOW, during this time interval (see *Figure 1*). In this manner, an output pulse stream is generated with a duty cycle defined by the control word. When the pulse stream is filtered, a dc value is extracted that is proportional to the duty cycle of the pulse stream and, hence, proportional to the control word.

The 6-bit counter generates the fundamental time intervals for the system and may be driven by any

open-collector TTL or CMOS logic that produces a square-wave signal with a frequency in the range of 50 kHz to 2 MHz. The time intervals (binary-weighted pulse widths) generated by the counter are decoded by the priority encoder which serves two functions. First, it ensures that each of the six time intervals (control pulses) is used once during the conversion cycle. Second, it distributes the control pulses to both the channel-data multiplexer and to the column-address inputs of the 6 x 8 RAM.

The channel-data multiplexer is enabled during the write mode so that the 6-bit control word may be written. The 6 x 8 RAM provides the storage capability required for the converter to operate independently of the microprocessor, once the control information has been transferred. Since the control information is stored in RAM, simultaneous conversions continue on all eight channels, unaided by the microprocessor unless changes are required. This is accomplished by addressing a single bit in each of the control words and reading the results out in parallel during each time

interval in the conversion cycle. The total cycle time, which is the sum of the six binary-weighted time intervals plus a unit interval (64 clock periods), requires 128 oscillator periods, since the basic oscillator frequency is divided by a factor of two before driving the counter. Conversions may be completed in as little as 64  $\mu s$  when operating at a 2 MHz clock rate. The control words read from the RAM are directed to the output buffers, six of which have 1  $k\Omega$  and two have  $50~\Omega$  output impedances. In general, these buffers should drive load impedances larger than the output impedance to reduce the errors caused by the finite output impedance.

Each output is capable of providing 64 discrete output levels representing 6-bit resolution. Since each output pulse stream is accurate to 12 bits, it is possible to sum two outputs and expand the resolution to 12 bits, providing 4096 discrete output levels. This may be easily accomplished by weighing one of the outputs by a factor of 1/64 before summing.

Loading data is a simple procedure that does not affect the conversion cycle. For the  $\mu$ A9706, the 6-bit

control word (channel data) and the 3-bit channel address are serially transferred to the 9-bit shift register on the HIGH-to-LOW transitions of the data clock (Figure 2). The data clock has a maximum frequency of 125 kHz with a minimum HIGH and LOW time of 4 us. Once the nine bits of data have been transferred into the shift register, the data clock must remain static until the write operation is completed to prevent the data from being shifted out of the register. The write mode may be selected after a minimum setup time of 1 µs and is enabled by a HIGH-going W/R control pulse. This sets an internal latch that enables the channel-address decoder, which decodes the 3-bit binary channel address, therefore effecting the transfer of the 6-bit control word from the input register to RAM via the channel-data multiplexer at the beginning of the next conversion cycle. The  $W/\overline{R}$ pulse has two restrictions; first, it must be equal to or greater than 4  $\mu$ s in duration; second, it must be less than 128/fosc. This latter restriction is necessary to eliminate the possibility of multiple loads occurring from a single W/R pulse that could lead to incorrect control-word transfers under certain conditions.

Fig. 1 Output Cycle Example






Fig. 2  $\mu$ A9706 Input Timing and Format



 $\mu$ A9706 Electrical Characteristics  $V_{DD}=+5$  V,  $V_{SS}=0$  V,  $T_A=0$ °C to +70°C,  $f_{osc}=100$  kHz

Symbol	Characteristic	Min	Тур	Max	Unit
R _O	Output Resistance (Channels 4 & 5)		30	50	Ω
Ro	Output Resistance (Channels 0, 1, 2, 3, 6, 7)		300	1000	Ω
f _{osc}	Oscillator Frequency	50		2000	kHz
t _H	Data Clock HIGH Time	4			μs
tL	Data Clock LOW Time	4			μs
t _{W/R}	W ∕ R Pulse Width	4		128/fosc	μs
Error	Linearity			0.01	%
V _{IH}	Voltage Input HIGH			2.7	V
V _{IL}	Voltage Input LOW	0.8			V
I _{DD}	Power Supply Current		40	200	μΑ
I _{IN}	Input Current			50	μΑ
C _{IN}	Input Capacitance		8		pF
t _r	Input Rise Time			1.0	μs
tf	Input Fall Time			1.0	μs
ts	Input Set-up Time			1.0	μS

#### **Typical Applications**




#### **F8 Object Code Subroutine**

Enter with  $R_0$  = data to be output to 9706  $R_1$  = address to be output to 9706 entry = H'100'

Exit = return, destroyed  $R_0$ ,  $R_1$ ,  $R_2$ ,  $R_3$ , Acc

#### Varactor Tuned 12-Bit Receiver System





A Schlumberger Company

## $\mu$ A9708 6-Channel 8-Bit $\mu$ P Compatible A/D Converter


**Data Aquisition Products** 

#### Description

The  $\mu$ A9708 is a single slope 8-bit, 6-channel ADC subsystem that provides all of the necessary analog functions for a microprocessor-based data control system. The device uses a microprocessor system like the F3870 or F6800 to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, ramp integrator, precision ramp reference, and a comparator on a single monolithic chip.

- **MPU COMPATIBLE**
- EXCELLENT LINEARITY OVER FULL TEMPERATURE RANGE ±0.2% MAXIMUM
- TYPICAL 300 µs CONVERSION TIME PER CHANNEL
- **WIDE DYNAMIC RANGE INCLUDES GROUND**
- AUTO-ZERO AND FULL-SCALE CORRECTION CAPABILITY
- RATIOMETRIC CONVERSION—NO PRECISION REFERENCE REQUIRED
- **SINGLE-SUPPLY OPERATION**
- TTL COMPATIBLE
- DOES NOT REQUIRE ACCESS TO DATA BUS OR ADDRESS BUS

## Connection Diagram 16-Pin DIP



(Top View)

#### **Order Information**

Туре	Package	Code	Part No.
μΑ9708	Ceramic DIP	7B	μA9708DM
μA9708	Ceramic DIP	7B	μA9708DC
μA9708	Moided DIP	9B	μA9708PC

**Block Diagram** RAMP START RAMP STOP 11 15 AND RAMP AMPLIFIER IREF COMPARATOR I₂ 13 l₃ 12 ANALOG I₅ 10 CONSTANT VBE CURRENT l₆ 9 SOURCE REFERENCE DIGITAL 1-OF-8 CURRENT GENERATOR ADDRESS ADDRESS DECODER A2 2 (FROM MPU) CH (RAMP CAPACITOR) v.cc *Patent Pending

#### **Absolute Maximum Ratings**

racciate maximum maninge	
Supply Voltage (V _{CC} )	18 V
Comparator Output (Ramp Stop)	-0.3 V to +18 V
Analog Input Range	-0.3 V to 30 V
Digital Input Range	-0.3 V to 30 V
Output Sink Current	10 mA
Operating Temperature Range	
μΑ9708PC, μΑ9708DC	0°C to 70°C
μA9708DM	-55°C to 125°C
Storage Temperature Range	-65°C to +150°C
Continuous Total Dissipation	
Ceramic DIP Package	900 mW
Molded DIP Package	1000 mW
Pin Temperature,	
Ceramic DIP (Soldering, 60 s)	300°C

#### Recommended Operating Conditions

Molded DIP (Soldering, 10 s)

necommended operating conditions						
Characteristic	Min	Тур	Max	Unit		
Supply Voltage (V _{CC} )	4.75	5.0	15	٧		
Reference Voltage (V _{REF} )*	2.8		5.25	V		
Ramp Capacitor (C _H )	300			pF		
Reference Current (IR)	12	l	50	μΑ		
Analog Input Range	0		VREF	V		
Ramp Stop						
Output Current	1		1.6	mΑ		

260°C

#### Note

#### **Channel Selection**

Input Address Line			Selected		
A ₂	A ₁	Ao	Analog Input		
0	0	0	Ground		
0	0	1	111		
0	1	0	12		
0	1	1	13		
1	0	0	14		
1	lo	1	15		
1	1	0	16		
1	1	1	VREF		

#### **Functional Description**

This Analog to Digital Converter is a single-slope 8-bit, 6-channel a/d converter that provides all of the necessary analog functions for a microprocessor-based data/control system. The device uses the processor system to provide the necessary addressing, timing and counting functions and includes a 1-of-8 decoder, 8-channel analog multiplexer, sample and hold, precision current reference, ramp integrator and comparator on a single monolithic chip.

For applications that require auto-zero or auto-calibration, (See Figures 2-5) line select address 0, 0, 0 and 1, 1, 1 may be used in conjunction with the arithmetic capability of the microprocessor to provide ground and scaling factors. Address 0, 0, 0 internally connects the input of the ramp generator to ground and may be used for zero offset correction in subsequent conversions. Address 1, 1 internally connects the input of the ramp generator to the voltage reference, V_{REF}, and may be used for scale factor correction in subsequent conversions. For the following, refer to the Functional Block Diagram.

Six separate external analog voltage inputs may come into terminals  $I_1$ – $I_6$  and the specific analog input to be converted is selected via address terminals  $A_0$ – $A_2$ . The analog input voltage level is transferred to the external ramp capacitor connected to pin 4 when the input to the ramp start terminal (pin 3) is at a logic 0 (See *Figure 1*). The time to charge the capacitor is the acquisition time which is a function of the output impedance of an amplifier internal to the a /d converter and the value of the capacitor. After charging the external capacitor the ramp start terminal is switched to a logic 1 which introduces a high impedance between the analog input voltage and the external capacitor.

The capacitor begins to discharge at a controlled rate. The controlled rate of discharge (ramp) is established by the external reference voltage, the external reference resistor, the value of the external capacitor and the internal leakage of the a/d converter. Connected to the capacitor terminal is a comparator internal to the a/d converter with its output going to the ramp stop terminal (pin 7). The comparator output is a logic one when the capacitor is charged and switches to a logic 0 when the capacitor is in a discharged state. The ramp time is from the time when ramp start goes HIGH (logic "1") to when ramp stop goes LOW (logic "0"). The microprocessor must be programmed to determine this conversion time. The ideal (no undesirable internal source impedances, leakage paths, errors on levels where comparator switches or delay time) conversion time is calculated as follows:

Ramp Time = 
$$V_1 \frac{C_H}{I_R}$$

Where  $V_1$  = Analog Input Voltage being measured

CH = External Ramp Capacitor

$$I_{R} = \frac{V_{CC} - V_{REF}}{R_{RFF}}$$

Where  $V_{CC}$  = Power Supply Voltage

V_{REF} = Reference Voltage


RREF = Reference Resistor

In actual use the errors due to a nonideal a/d converter can be minimized by using a microprocessor to make the calculations. (See *Figures 1* through 4)

^{*2} V  $\leq$  V_{REF}  $\leq$  (V_{CC} -2 V)

#### **Auto-Zero and Full-Scale Features**


Fig. 1 Ideal Transfer Function



No Zero Offset No Full-Scale Error

Count (n) = 
$$\frac{V_{IN}}{V_{REF}} \times 256$$


Fig. 2 Transfer Function with Zero and **Full-Scale Error** 



 $n_{F.S.} \neq 256$   $n_Z \neq 0$ 


(n) Has Both Full-Scale and Zero Errors

Fig. 3 Transfer Functions with **Zero-Correction Added** 



n' = n - n_Z n' Has Full-Scale Error

Fig. 4 Transfer Function with both Zero and **Full-Scale Correction Added** 



 $n'' = (n - n_Z) \times \frac{1}{(n_{F.S.} - n_Z)}$ 

#### **μA9708**

Electrical Characteristic Over recommended operating conditions,  $-55^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +125^{\circ}\text{C}$ , for  $\mu\text{A9708DM}$  and  $0^{\circ}\text{C} \leq \text{T}_{\text{A}} \leq +70^{\circ}\text{C}$  for  $\mu\text{A9708DC}$  or  $\mu\text{A9708PC}$ ; unless otherwise specified.

Symbol	Characteristic	Condition	Min	Тур	Max	Unit
EA	Conversion Accuracy	Over entire temperature range (Note 1)		±0.2	±0.3	%
ER	Linearity	Applies to any one channel (Note 2)		±0.08	±0.2	%
Vosm	Multiplexer Input Offset Voltage	Channel ON		2.0	4.0	mV
t _C	Conversion Time Per Channel	Analog Input = 0 V to V _{REF} C _H = 300 pF, I _{REF} = 50 μA		296	350	μs
t _A	Acquisition Time	C _H = 1000 pF		20	40	μs
IA	Acquisition Current		150			μΑ
to	Ramp Start Delay Time			100		ns
t _M	Multiplexer Address Time			1.0		μs
V _{IH}	Digital Input HIGH Voltage	A ₀ , A ₁ , A ₂ , ramp start	2.0			٧
VIL	Digital Input LOW Voltage	A ₀ , A ₁ , A ₂ , ramp start			0.8	٧
l _B	Analog Input Current	Channel ON or OFF	-3.0	-1.0		μΑ
l _{IL}	Input LOW Current	$A_0$ , $A_1$ , $A_2$ , ramp start = 0.4 V	-15	-5		μΑ
lін	Input HIGH Current	$A_0$ , $A_1$ , $A_2$ , ramp start = 5.5 V			1.0	μΑ
los	Input Offset Current			1.0	3.0	μΑ
Іон	Comparator Logic "1" Output Leakage Current	V _{OH} = 15 V			10	μΑ
V _{OL}	Comparator Logic "0" Output Voltage	I _{OL} = 1.6 mA			0.4	v
PSRR	Power Supply Rejection Ratio	(Note 3)	40			dB
	Cross Talk Between Any Two Channels	(Note 4)	60			dB
Icc	Power Supply Current	V _{CC} = 5 V to 15 V, I ₀ = 0		7.5	15	mA
CIN	Input Capacitance			3.0		рF
Cout	Comparator Output Capacitance			5.0		рF

#### Notes

- Conversion accuracy is defined as the deviations from a straight line drawn between the points defined by channel address 000 (0 scale) and channel address 111 (full scale) for all channels.
- 2. Linearity is defined as the deviation from a straight line drawn between the 0 and full scale points for each channel.
- 3 Power supply rejection ratio is defined as the conversion error contributed by power supply voltage variations while resolving mid scale on any channel.
- 4 Cross Talk between channels = 20 log  $\frac{\Delta V_{CP}}{\Delta V_{I}}$

#### **Test Circuits**

Fig. 1 Equivalent Timing Waveform for Test Circuits and Applications





Fig. 2 Slow Speed Evaluation Circuit for Ratiometric Operation



Input Timing:

$$t_A > 400 \ \mu s$$

$$V_{REF} = \left(\frac{3.3 \ k\Omega}{2 \ k\Omega + 3.3 \ k\Omega}\right) 5 \ V = 3.1$$

$$I_R = \frac{5 \cdot 3.1}{100 \ k\Omega} = 19 \ \mu A$$

$$t_{R}|_{max}$$
 = full scale ramp time  
=  $\frac{0.01 \times 10^{-6}}{19 \times 10^{-6}} \times 3.1 = 1.6 \text{ ms}$ 

#### Note

For evaluation purposes, the ramp start timing generation can be implemented with a  $\mu$ A555 timer (astable operation) or MPU evaluation kit, and a time interval meter for ramp time measurement. The TIM meter will measure the time between the 0 to 1 transition of the ramp start and the 1 to 0 transition of the ramp stop. The ramp stop is open collector, and must have an external pull-up resistor to  $V_{CC}$ .

#### Fig. 3 Linearity/Acquisition Time/Conversion Time Test Circuit





Fig. 4 Static Measurements



#### **Typical Applications**

#### **Application Suggestions and Formulas**

- 1. The capacitor node impedance is approximately 30  $\mu\Omega$  and should have no parallel resistance for proper operation.
- 2.  $t_R$  when  $V_{IN}$  = 0 V will be finite (i.e., the comparator will always toggle for  $V_{IN} \ge 0$  V).
- The ramp stop output is open collector, and an external pull-up resistor is required.
- 4. All digital inputs and outputs are TTL compatible.
- For proper operation, timing commences on the 0 to 1 transition of ramp start and terminates on the 1 to 0 transition of ramp stop.

6. 
$$t_A \ge \frac{C_H}{150 \, \mu A - I_R} \times V_{REF}$$
  
7.  $t_R$  (ramp time) =  $\frac{C_H}{I_R} \times V_{IN}$ ,  $t_R|_{max} = \frac{C_H}{I_R} \times V_{REF}$ 

8. 
$$I_R = \frac{V_{CC} - V_{REF}}{R_{REF}}$$

- 9.  $2 \text{ V} \leq \text{V}_{REF} \leq (\text{V}_{CC} 2 \text{ V})$
- Address lines A₀, A₁, A₂ must be stable throughout the sampling interval, t_A.
- Pin 6 (R_{REF}) should be bypassed to ground via a 0.02 μF capacitor

#### **Microprocessor Considerations**

Several alternatives exist from a hardware/software standpoint in microprocessor based systems using the  $\mu$ A9708.


- The ramp time measurement may be implemented in software using a register increment, followed by a branch back depending on the status of the ramp stop.
- Alternately, the ramp stop may be tied into the interrupt structure in systems containing a programmable binary timer. This scheme has the following advantages:
  - The CPU is not committed during the ramp time interval.
  - b. It requires only 4 bits of an I/O port for control signals.
- The auto-zero/auto-full-scale (see Figures 2-5) should use double precision, rounded (as opposed to truncated) arithmatics. Several points are worth noting:

- a. The subtractions are single op code instructions.
- b. The full scale correction uses a multiply by 256 and can be accomplished by a shift left 8 bits (usually one instruction) or placing (n nz) in the MSB register and setting the LSB register to zero, for the double precision divide.
- The divisor (n_{F,S.} n_Z) of the MSB register will always be zero.

These schemes have the following advantages:

- a. No access to the data bus or address bus is required, by the a/d system.
- b. 4 I/O bits completely support the a/d system.
- Since auto full scale/auto zero are implemented in software and long term drift (aging) effects are eliminated.
- d. Software overhead is minimal (typically 30 bytes).
- e. Where ratiometric operation is permissible, the 4 external components may be  $\pm 5\%$  tolerance, including the power supply.


Fig. 1 Ratiometric Strain Gage Sensor/Controller



#### Note

 $\Delta V_1$  = (Applied Force) and can be Linearized (if necessary) in F8 Software.

#### Fig. 2 Opaque Solution Controller



**Applications** 

Beverage Brewers/Dispensers Chemical Solution Control Automatic Liquid Mixing Control

$$\begin{split} & \text{Ramp Current} = I_R = V_{CC} \, \left( \frac{R_1}{R_1 + R_2} \right) \, \left( \frac{1}{R_3} \right) \\ & V_I = \left( \frac{R_X}{R_X + R_B} \right) V_{CC+} \\ & \text{Ramp Time} = V_I \, \left( \frac{C_H}{I_R} \right) = \, \left( \frac{R_X}{R_X + R_B} \right) \left( 1 + \frac{R_2}{R_1} \right) \left( C_H R_3 \right) \end{split}$$

## FAIRCHILD

A Schlumberger Company

# μA 198/298/398 Monolithic Sample and Hold Amplifiers

**Data Acquisition Products** 


#### **General Description**

The  $\mu$ A198/298/398 are Monolithic Sample and Hold Amplifiers which utilize BI-FET technology to obtain ultra-high dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.002% typical and acquisition time is typically 4  $\mu$ s to 0.1%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the  $\mu$ A198 to be included inside the feedback loop of 1 MHz op amps without having stability problems. Input impedance of  $10^{10}$   $\Omega$  allows high source impedances to be used without degrading accuracy.


P-channel junction FETs are combined with bipolar devices in the output amplifier to give droop rates as low as 5 mV/min with a 1  $\mu\text{F}$  hold capacitor. The JFETs have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees excellent feedthrough rejection from input to output in the hold mode even for input signals equal to the supply voltages.

- OPERATES FROM  $\pm 5$  V TO  $\pm 18$  V SUPPLIES
- $\blacksquare$  ACQUISITION TIME TO .1% TYPICALLY 4  $\mu$ s
- TTL, PMOS, CMOS COMPATIBLE LOGIC INPUT 1.4 V DIFFERENTIAL THRESHOLD
- 0.5 mV TYPICAL HOLD STEP AT  $C_H = 0.01 \mu F$
- LOW INPUT OFFSET
- 0.002% GAIN ACCURACY
- LOW OUTPUT NOISE IN HOLD MODE
- HIGH SUPPLY REJECTION RATIO IN SAMPLE OR HOLD
- WIDE BANDWIDTH

#### **Functional Diagram**



#### Connection Diagram 8-Pin Metal Package




(Top View)

#### **Order Information**

Туре	Package	Code	Part No.
μΑ 198	Metal	5W	μA 198HM
μΑ 298	Metal	5W	μA298HC
μA398	Metal	5W	μA398HC

#### Connection Diagram 8-Pin DIP



(Top View)

#### **Order Information**

rt No.
198RM
298RC
398RC

Absolute Maximum Ratings

Supply Voltage

± 18 V

Power Dissipation (Package

Limitation) (Note 1)

500 mW

**Operating Ambient Temperature** Range

μA 198 -55°C to +125°C

**µA298 µA398**  -25°C to +85°C

0°C to +70°C

Storage Temperature Range Input Voltage

-65°C to +150°C Equal to Supply

Voltage

Logic-to-Logic Reference Differential Voltage (Note 2)

Output Short Circuit Duration Hold Capacitor Short Circuit

+7 V. -30 V Indefinite

Duration Pin Temperature (Soldering, 10 s) 300°C

10 s

μΑ198/μΑ298/μΑ398 **Electrical Characteristics** 

		μ <b>A</b> 19	98/μ <b>A</b> 298		μΑ398			
Characteristic	Conditions (Note 3)	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage (Note 6)	T _J = 25°C Full Temperature Range		1	3 5		2	7 10	mV mV
Input Bias Current (Note 6)	T _J = 25°C Full Temperature Range		5	25 75		10	50 100	nA nA
Input Impedance	$T_J = 25^{\circ}C$		10 ¹⁰			10 ¹⁰		Ω
Gain Error	T _J = 25°C, R _L = 10 k Full Temperature Range		0.002	0.005 0.02		0.004	0.01 0.02	% %
Feedthrough Attenuation Ratio at 1 kHz	$T_J = 25$ °C, $C_H = 0.01 \mu F$ V7 = V8 = 0 V	86	96		80	90		dB
Output Impedance	T _J = 25°C, "HOLD" mode Full Temperature Range		0.5	2 4		0.5	4 6	$\Omega$
"HOLD" Step (Note 4)	$T_J = 25$ °C, $C_H = 0.01 \mu F$ , $V_{OUT} = 0$		0.5	2.0		1.0	2.5	mV
Supply Current (Note 6)	T _J ≥ 25°C		4.5	5.5		4.5	6.5	mA
Logic and Logic Reference Input Current	T _J = 25°C		2	10		2	10	μΑ
Leakage Current into Hold Capacitor (Note 6)	T _J = 25°C (Note 5) Hold Mode		30	100		30	200	рА
Acquisition Time to 0.1%	$\Delta V_{OUT} = 10 \text{ V, C}_{H} = 1000 \text{ pF}$		4			4		μs
Acquisition Time to 0.1%	$C_{H} = 0.01 \ \mu F$		20			20		μs .
Hold Capacitor Charging Current	$V_{IN} - V_{OUT} = 2 V$		5			5		mA
Supply Voltage Rejection Ratio	V _{OUT} = 0	80	110		80	110		dB
Differential Logic Threshold	T _J = 25°C	0.8	1.4	2.4	0.8	1.4	2.4	٧


#### Notes

- The maximum junction temperature of the μA198 is 150°C, for the  $\mu$ A298 is 115°C, and for the  $\mu$ A398 is 100°C. When operating at elevated ambient temperature, the TO-5 package must be derated based on a thermal resistance ( $\Theta_{ia}$ ) of 150° C/W and the R package at ( $\Theta_{ia}$ ) of 130° C/W.
- 2. Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2 V below the positive supply and 3 V above the negative supply.
- 3 Unless otherwise specified, the following conditions apply. Unit is in "sample" mode,  $V_S = \pm 15 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ ,  $-11.5 \text{ V} \leq V_{IN}$  $\leq$  +11.5 V, C_H = 0.01  $\mu\text{F},$  and R_L = 10 k $\Omega.$  Logic reference voltage = 0 V and logic voltage = 2.5 V.
- 4 Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1 pF, for instance, will create an additional 0.5 mV step with a 5 V logic swing and a 0.01 µF hold capacitor. Magnitude of the hold step is inversely proportional to capacitor value
- 5. Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.
- 6. These parameters guaranteed over a supply voltage range of  $\pm$  5 to  $\pm$  18 V.


#### 7

#### **Typical Performance Curves**


#### **Aperture Time**




#### **Capacitor Hysteresis**




## Leakage Current Into Hold Capacitor




#### **Dynamic Sampling Error**




#### **Output Droop Rate**




**Gain Error** 




#### **Hold Step**



"Hold" Settling Time




#### Phase and Gain (Input to Output, Small Signal)




#### **Typical Performance Curves (Cont.)**


**Output Short-Circuit Current** 




**Power Supply Rejection** 




**Output Noise** 




**Input Bias Current** 




Hold Step vs Input Voltage



Feedthrough Rejection Ratio (Hold Mode)




**Acquisition Time** 



**Typical Applications** 


#### X1 Sample and Hold



#### 7

#### Typical Applications (Cont.)

#### X1000 Sample and Hold




#### Notes


For lower gains, the  $\mu A 108$  must be frequency compensated

Use  $\approx \frac{100}{A_V} pF$  from comp 2 to ground

## Sample and Difference Circuit (Output Follows Input in Hold Mode)




#### **Capacitor Hysteresis Compensation**



#### Notes

- *Select for time constant C1 =  $\frac{\tau}{100 \text{ k}}$
- **Adjust for amplitude

#### **Differential Hold**





A Schlumberger Company

## μA565 Digital to Analog Converter

**Data Acquisition Products** 

#### **Description**

The  $\mu$ A565 is a fast 12-bit digital-to-analog converter combined with a high stability voltage reference on a single monolithic chip. The  $\mu$ A565 chip uses 12 precision, high speed bipolar current steering switches, control amplifier, laser-trimmed thin film resistor network, and buried zener voltage reference to produce a high accuracy analog output current.


The internal buried zener reference is laser-trimmed to 10.00 V with a  $\pm\,1\%$  maximum error. The reference voltage is available externally and can supply up to 1.5 mA beyond that required for the reference and bipolar offset resistors.

The chip also contains additional SiCr thin film resistors which can be used either with an external op amp to provide a precision voltage output or as input resistors for a successive approximation A/D converter. The resistors are matched to the internal ladder network to guarantee a low gain temperature coefficient and are laser-trimmed for minimum full scale and bipolar offset errors.

The  $\mu$ A565 is available in four performance grades. The  $\mu$ A565J and K are specified for use over the 0 to 70°C temperature range and the  $\mu$ A565S and T grades are specified for the -55 to +125°C range.

- **SINGLE CHIP CONSTRUCTION**
- VERY HIGH SPEED, SETTLES TO 1/2 LSB in 200 ns
- FULL SCALE SWITCHING TIME 30 ns
- HIGH STABILITY BURIED ZENER REFERENCE ON CHIP
- MONOTONICITY GUARANTEED OVER TEMPERATURE
- LINEARITY GUARANTEED OVER TEMPERATURE 1/2 LSB MAX (μA565K, T)
- **LOW POWER, 225 mW INCLUDING REFERENCE**

## Connection Diagram 24-Pin DIP



(Top View)

#### Order Information

Type	Package	Code	Part No.
μΑ565J	Ceramic (Side Brazed)	7R	μA565JJC
μA565K	Ceramic (Side Brazed)	7R	μA565KJC
μA565S	Ceramic (Side Brazed)	7R	μA565SJM
μA565T	Ceramic (Side Brazed)	7R	μA565TJM


Ceramic DIP (60 s)

 $\begin{array}{lll} \mbox{Ref In to Analog Common} & \pm \ 12 \ \mbox{V} \\ \mbox{Bipolar Offset to Analog Common} & \pm \ 12 \ \mbox{V} \\ \mbox{10 V Span R to Analog Common} & \pm \ 12 \ \mbox{V} \end{array}$ 

20 V Span R to Analog Common ± 12 V
Ref Out Indefinite short to either Common
Momentary Short to V_{CC}
Power Dissipation 1000 mW
Operating Temperature: J, K 0°C to +70°C
S, T -55°C to +125°C
Storage Temperature -65°C to +150°C
Pin Temperature (Soldering)

300°C

**Block Diagram** 



**Internal Simplified Schematic** 

 $\mu$ A565 Electrical Characteristics  $V_{CC} = +15 \text{ V}, V_{EE} = -15 \text{ V}, T_A = +25 ^{\circ}\text{C}, unless otherwise specified}$ 


			μ <b>A</b> 565J, S (Note 1)			μA565K, T (Note 1)			
Characteristic		Condition	Min Typ Max		Max	Min	Тур Мах		Units
Data Input	Bit ON Logic "1"		+2.0		+5.5	+2.0		+5.5	<b>v</b>
Voltage	Bit OFF Logic "0"				+0.8			+0.8	٧
Data Input	Bit ON Logic "1"			+120	+260		+120	+260	μΑ
Current	Bit OFF Logic "0"			+35	+75		+35	+75	μΑ
Resolution					12			12	Bits
Output Current	Unipolar	All bits on	-1.6	-2.0	-2.4	-1.6	-2.0	-2.4	mA
	Bipolar	All bits on or off	±0.8	± 1.0	± 1.2	±0.8	± 1.0	± 1.2	mA
Output Resistan (exclusive of spa			6	8	10	6	8	10	kΩ
Output Offset	Unipolar			0.01	0.05		0.01	0.02	% of F.S
Bipolar		$R_2 = 50 \Omega$ fixed (Note 1)		0.05	0.15		0.05	0.1	% of F.S
Output Capacita	ince			25			25		pF
Output Compliar	nce Voltage	I _{min} to I _{max}	-1.5		+10	-1.5		+10	٧
				± 1/4	± ½		± 1/8	± 1/4	LSB
Accuracy (error	relative to			(0.006)	(0.012)		(0.003)	(0.006)	% of F.S
full scale)		T _{min} to T _{max}		± ½	± ¾		± 1/4	± ½	LSB
				(0.012)	(0.018)		(0.006)	(0.012)	% of F.S
				± ½	± ¾		± 1/4	± ½	LSB
Differential Nonl	inearity	T _{min} to T _{max}	Monotonicity Guaranteed		Monotonicity Guaranteed				
Temperature Co Unipolar Zero	efficient of	T _{min} to T _{max}		1	2		1	2	ppm/°C
Temperature Co Bipolar Zero	efficient of	T _{min} to T _{max}		5	10		5	10	ppm/°C
Temperature Coefficient of Gain (Full Scale)		T _{min} to T _{max}		15	30		10	20	ppm/°C
Temperature Coefficient of Differential Nonlinearity		T _{min} to T _{max}		2			2		ppm/°C
Settling Time to	½ LSB	All Bits ON-to-OFF or OFF-to-ON		200	400		200	400	ns

#### Note

t_{min} and t_{max} are -55°C and 125°C for μA565S and μA565T. t_{min} and t_{max} are 0°C and 70°C for μA565J and μA565K.

#### **Typical Performance Curve**

## Typical Negative Compliance Range vs. Negative Supply



#### **Typical Applications**

#### **Buffered Voltage**

The standard current-to-voltage conversion connections using an operational amplifier are shown in Fig. 1 with the preferred trimming techniques. If a low offset operational amplifier (µA714L, µA725A) is

used, excellent performance can be obtained in many situations without trimming (an op amp with less than 0.5 mV max offset voltage should be used to keep offset errors below ½ LSB). If a 50  $\Omega$  fixed resistor is substituted for the 100  $\Omega$  trimmer, unipolar zero will typically be within  $\pm$ ½ LSB (plus op amp offset), and full scale accuracy will be within 0.1% (0.25% max). Substituting a 50  $\Omega$  resistor for the 100  $\Omega$  bipolar offset trimmer will give a bipolar zero error typically within  $\pm$ 2 LSB (0.05%).


The  $\mu$ A771 is recommended for buffered voltage output applications which require a settling time to  $\pm$  ½ LSB of two microseconds. The feedback capacitor is shown with the optimum value for each application; this capacitor is required to compensate for the 25 pF DAC output capacitance.

This unipolar configuration (*Figure 1*) will provide a unipolar 0 to  $\pm$ 10 V output range. In this mode, the bipolar terminal, pin 8, should be grounded if not used for trimming.

#### Step I, Zero Adjust

Turn all bits OFF and adjust zero trimmer, R1, until the output reads 0.000 volts (1 LSB = 2.44 mV). In most cases this trim is not needed, but pin 8 should then be connected to pin 5.

Fig. 1 0 to +10 V Unipolar Voltage Output



^{*}Digital and analog common must have a common current return path. See typical applications continued for proper connections.

#### Step II, Gain Adjust

Turn all bits ON and adjust 100  $\Omega$  gain trimmer, R2, until the output is 9.9976 V. (Full scale is adjusted to 1 LSB less than nominal full scale of 10.000 V.) If a 10.2375 V full scale is desired (exactly 2.5 mV/bit), insert a 120  $\Omega$  resistor in series with the gain resistor at pin 10 to the op amp output.

Figure 2, bipolar configuration, will provide a bipolar output voltage from -5.000 to +4.9976 V, with positive full scale occurring with all bits ON (all "1"s).

#### Step I, Offset Adjust

Turn OFF, all bits. Adjust 100  $\Omega$  trimmer R1, to give -5.000 V output.

#### Step II, Gain Adjust

Turn ON all bits, adjust 100  $\Omega$  gain trimmer to give a reading of +4.9976 V.

Please note that it is not necessary to trim the op amp to obtain full accuracy at room temperature. In most bipolar situations, an op amp trim is unnecessary unless the untrimmed offset drift of the op amp is excessive.

The  $\mu$ A565 can also be easily configured for a unipolar 0 to +5 V range or  $\pm$ 2.5 V and  $\pm$ 10 V bipolar ranges by using the additional 5 k application resistor

provided at the 20 V span R terminal, pin 11. For a 5 V span (0 to  $\pm 5$  or  $\pm 2.5$ ), the two 5 k resistors are used in parallel by shorting pin 11 to pin 9 and connecting pin 10 to the op amp output and the bipolar offset either to ground for unipolar or to REF OUT for the bipolar range. For the  $\pm$  10 V range (20 V span) use the 5 k resistors in series by connecting only pin 11 to the op amp output and the bipolar offset connected as shown. The  $\pm$  10 V option is shown in Figure 3.


#### Internal/External Reference Use

The  $\mu$ A565 has an internal low-noise buried zener diode reference which is trimmed for absolute accuracy and temperature coefficient. This reference is buffered and optimized for use in a high speed DAC and will give long-term stability equal or superior to the best discrete zener reference diodes. The performance of the  $\mu$ A565 is specified with the internal reference driving the DAC since all trimming and testing (especially for full scale and bipolar) are done in this configuration.

The  $\mu$ A565 can be used with an external reference, but may not have sufficient trim range to accommodate a reference which does not match the internal reference.

The internal reference has sufficient buffering to drive external circuitry in addition to the reference currents required for the DAC (typically 0.5 mA to REF IN and 1.0 mA to BIPOLAR OFFSET IN, if used). A minimum of

Fig. 2 ± 5 V Bipolar Voltage Output



^{*}Digital and analog common must have a common current return path See typical applications continued for proper connections

1.5 mA is available for driving external circuits. The reference is typically trimmed to  $\pm 0.2\%$ , then tested and guaranteed to  $\pm 1.0\%$  max error. The temperature coefficient is comparable to that of the full scale TC for a particular grade.

#### **Digital Input Considerations**

The  $\mu$ A565 uses a standard positive true straight binary code for unipolar outputs (all "1"s give full scale output), and an offset binary code for bipolar output ranges. In the bipolar mode, with all "0"s on the inputs, the output will go to negative full scale; with 100...00 (only the MSB on), the output will be 0.00 V; with all "1"s, the output will go to positive full scale.

The threshold of the digital input circuitry is set at 1.4 V and does not vary with supply voltage. The input lines can interface with any type of 5 V logic, TTL/DTL or CMOS, and have sufficiently low input currents to interface easily with unbuffered CMOS logic. The configuration of the input circuit is shown in *Figure 4*. The input line can be modelled as a 30 k $\Omega$  resistance connected to -0.7 V rail.

#### **Application of Analog and Digital Commons**

The µA565 brings out separate analog and digital grounds to allow optimum connections for low noise and high speed performance. The two ground lines


can be separated by up to 200 mV without any loss in performance. There may be some loss in linearity beyond that level. Up to  $\pm$ 1 V can be tolerated between the ground lines without damage to the device. If the  $\mu$ A565 is to be used in a system in which the two grounds will be ultimately connected at some distance from the device, it is recommended that parallel back-to-back diodes be connected between the ground lines near the device to prevent a fault condition.

The analog common at pin 5 is the ground reference point for the internal reference and is thus the "high quality" ground for the  $\mu\text{A}565$ : it should be connected directly to the analog reference point of the system. The digital common at pin 12 can be connected to the most convenient ground reference point; analog power return is preferred, but digital ground is acceptable. If digital common contains high frequency noise beyond 200 mV, this noise may feed through the converter, so that some caution will be required in applying these grounds.

#### **Output Voltage Compliance**

The µA565 has a typical output compliance range from -2 to +10 V. The current-steering output stages will be unaffected by changes in the output terminal voltage over that range. However, there is an equivalent output impedance of 8 k in parallel with 25 pF at the output terminal which produces an


Fig. 3  $\pm$  10 V Bipolar Voltage Output



^{*}Digital and analog common must have a common current return path. See typical applications continued for proper connections.

equivalent error current if the voltage deviates from analog common. This is a linear effect which does not change with input code. Operation beyond the compliance limits may cause either output stage saturation or breakdown which results in nonlinear performance. Compliance limits are not affected by the positive power supply, but are a function of output current and negative supply, as shown in the Typical Performance Curve.

Fig. 4 Equivalent Digital Input Circuit





μA571 Analog to Digital Converter

**Data Acquisition Products** 

#### Description

The  $\mu$ A571 is a 10-bit successive approximation A/D converter consisting of a DAC, voltage reference, clock, comparator, successive approximation register and output buffers—all fabricated on a single chip. No external components are required to perform a full accuracy 10-bit conversion in 25  $\mu$ s.

The device offers true 10-bit accuracy and exhibits no missing codes over its entire operating temperature range.


Operation is guaranteed with -15 V and +5 V to +15 V supplies. The device will also operate with a -12 V supply.

Operating on supplies of +5 V to  $\pm$  15 V, the  $\mu$ A571 will accept analog inputs of 0 to +10 V, unipolar or  $\pm$ 5 V bipolar, externally selectable. As the BLANK and CONVERT input is driven LOW, the 3-state outputs will be open and a conversion starts. Upon completion of the conversion, the DATA READY line will go LOW and the data will appear at the output. Pulling the BLANK and CONVERT input HIGH blanks the outputs and readies the device for the next conversion. The  $\mu$ A571 executes a true 10-bit conversion with no missing codes in approximately 25  $\mu$ s.

The  $\mu$ A571 is available in two versions for the 0 to +70°C temperature range, the  $\mu$ A571J and K. The  $\mu$ A571S guarantees 10-bit accuracy and no missing codes from -55°C to +125°C. All three grades are packaged in an 18-pin ceramic DIP.

- COMPLETE A/D CONVERTER WITH REFERENCE AND CLOCK
- FAST SUCCESSIVE APPROXIMATION CONVERSION—25 μs
- NO MISSING CODES OVER TEMPERATURE
- DIGITAL MULTIPLEXING—3-STATE OUTPUTS
- 18-PIN CERAMIC DIP
- LOW COST MONOLITHIC CONSTRUCTION

## Connection Diagram 18-Pin DIP



Order Information								
Туре	Package	Code	Part No.					
μA571J	Ceramic DIP	FD	μA571JJC					
μA571K	Ceramic DIP	FD	μA571KJC					
μA571S	Ceramic DIP	FD	μA571SJD					

**Absolute Maximum Ratings** 

V+ to Digital Common 0 to + 7 V V- to Digital Common 0 to -16.5 V


Analog Common to Digital

 Power Dissipation
Operating Temperature
Storage Temperature

Pin Temperature (Soldering) Ceramic DIP (60 s) 800 mW 0°C to +70°C -55°C to +125°C

300°C

#### **Block Diagram**



μA571
Electrical Characteristics V+=+5 V, V-=-15 V,  $T_A=+25$ °C, all voltages measured with respect to digital common, unless otherwise specified

$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Units Bits LSB LSB LSB LSB LSB Bits Bits
Relative Accuracy (Note 1)	LSB LSB LSB LSB LSB Bits
Relative Accuracy (Note 1)       T _{min} to T _{max} ±1       ±½       ±2       ±2       ±2       ±2       ±1       ±½       Bipolar Offset       ±1       ±½       ±½       ±½       ±½       ±1       ±2       ±1       Temperature Coefficient of Unipolar Offset       Temperature Coefficient of Unipolar Offset       ±2       ±2       ±1       ±2       ±1	LSB LSB LSB LSB Bits
T _{min} to T _{max} Full Scale Calibration (Note 2) With 15 Ω Resistor in Series with Analog Input  Unipolar Offset  Eipolar Offset  Differential Nonlinearity (Note 3)  T _{min} to T _{max}	LSB LSB LSB Bits
With Analog Input	LSB LSB Bits
Bipolar Offset	LSB Bits
Differential Nonlinearity	Bits
(Note 3) T _{min} to T _{max} 9 10  Temperature Coefficient of Unipolar Offset T _{min} to T _{max} 44 22  Temperature Coefficient of ±2 ±1	
Temperature Coefficient of Unipolar Offset	Rite
Unipolar Offset  Tmin to Tmax  44  22  Temperature Coefficient of ±2 ±1	וטונס
Temperature Coefficient of ±2 ±1	LSB
Temperature Coefficient of Table T	ppm/°C
	LSB
Bipolar Offset T _{min} to T _{max} 44 22	ppm/°C
Temperature Coefficient of $T_{min}$ to $T_{max}$ with 15 $\Omega$ $\pm 4$ $\pm 2$	LSB
Full Scale Calibration Resistor or 50 $\Omega$ Trimmer 88 44	ppm/°C
Power CMOS Pos. Supply $\pm 13.5 \text{ V} \le \text{V} + \le +16.5 \text{ V}$ $\pm 1$	LSB
Supply TTL Pos. Supply $+4.5 \text{ V} \le \text{V} + \le 5.5 \text{ V}$ $\pm 2$ $\pm 1$	LSB
Rejection Negative Supply $-16.5 \text{ V} \le \text{V} + \le -13.5 \text{ V}$ $\pm 2$ $\pm 1$	LSB
Analog Input Resistance 3 5 7 3 5 7	kΩ
Analog Unipolar 0 10 0 10	V
Ranges Bipolar	V
Output Unipolar Positive True Binary Positive True Binary	
Coding Bipolar Positive True Offset Binary Offset Binary	
Output Sink Current V _{OUT} = 0.4 V max, T _{min} to T _{max} 3.2 3.2	mA
Output Source Current (Bit Outputs) (Note 4) $V_{OUT} = 2.4 \text{ V min, } T_{min} \text{ to } T_{max} \qquad 0.5$	mA
Output Leakage When Blanked ±40 ±40	μΑ
Blank & Convert Input $0 \le V_{IN} \le V+$ 40 40	μА
Blank-Logic "1" 2.0 2.0	V
Convert-Logic "0" 0.8 0.8	V
Conversion Time 15 25 30 15 25 30	μs
Operating Pages   V+   +4.5   +5.5   +4.5   +16	
Operating Range         V-         -12         -16.5         -12         -16	5 V

#### Notes

- Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.
- 2. Full scale calibration is guaranteed trimmable to zero with an external 50  $\Omega$  potentiometer in place of the 15  $\Omega$  fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.
- 3. Info coming.
- The data output lines have active pull-ups to source 0.5 mA.
   The DATA READY line is open collector with a nominal 6 kΩ internal pull-up resistor.

 $\mu$ A571
Electrical Characteristics (Cont.) V+ = +5 V, V- = -15 V, T_A = +25°C, all voltages measured with respect to digital common, unless otherwise specified

		μ <b>A</b> 57	μ <b>A571JDC</b>			μA571KDC		
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Units
O	V+ = +5 V		2	10		2	10	mA
Operating Current-Blank Mode	V+ = +15 V		5	10		5	10	mA
	V- = -15 V		9	15		9	15	mA
	V+ = +5 V		5			5		mA
Operating Current-Convert Mode	V+ = +15 V		10			10		mA
	V - = -15 V		10			10		mA

μ**A571 Electrical Characteristics** V+ = +5 V, V- = -15 V, T_A = +25°C, all voltages measured with respect to digital common, unless otherwise specified

Characteristic			μ <b>A571SDM</b>			
		Condition	Min	Тур	Max	Units
Resolution				10		Bits
Relative Accuracy (Note 1)					± 1	LSB
		T _{min} to T _{max}			± 1	LSB
Full Scale Calibration (Note 2)		With 15 $\Omega$ Resistor in Series with Analog Input		±2		LSB
Unipolar Offset					± 1	LSB
Bipolar Offset					± 1	LSB
Differential Median	-it. (Nata 0)			10		Bits
Differential Nonlinea	irity (Note 3)	T _{min} to T _{max}		10		Bits
Temperature Coefficient of Unipolar Offset		T _{min} to T _{max}			±2	LSB
					20	ppm/°
Temperature Coefficient of Bipolar Offset		T _{min} to T _{max}			±2	LSB
					20	ppm/°
Temperature Coefficient of		${\rm T_{min}}$ to ${\rm T_{max}},$ with 15 $\Omega$ Fixed Resistor or 50 $\Omega$ Trimmer			±5	LSB
Full Scale Calibration					50	ppm/°
Power Supply Rejection	TTL Pos. Supply	$+4.5 \text{ V} \leq \text{V} + \leq 5.5 \text{ V}$			±2	LSB
	Neg. Supply	$-16.5 \text{ V} \le \text{V+} \le -13.5 \text{ V}$			±2	LSB
Analog Input Resistance			3	5	7	kΩ
Analog Input	Unipolar		0		10	V
Ranges	Bipolar		-5		±5	٧
Output Coding	Unipolar		Positive True Binary Positive True Offset Binary			
	Bipolar					
Output Sink Current		V _{OUT} = 0.4 V max, T _{min} to T _{max}	3.2			mA
Output Source Current (Bit Outputs) (Note 4)		V _{OUT} = 2.4 V min, T _{min} to T _{max}	0.5			mA

#### Notes

- Relative accuracy is defined as the deviation of the code transition points from the ideal transfer point on a straight line from zero to the full scale of the device.
- 2. Full scale calibration is guaranteed trimmable to zero with an external 50  $\Omega$  potentiometer in place of the 15  $\Omega$  fixed resistor. Full scale is defined as 10 V minus 1 LSB, or 9.990 V.
- 3. Info coming.
- The data output lines have active pull-ups to source 0.5 mA.
   The DATA READY line is open collector with a nominal 6 kΩ internal pull-up resistor.

 $\mu$ A571
Electrical Characteristics (Cont.) V+ = +5 V, V- = -15 V, T_A = +25°C, all voltages measured with respect to digital common, unless otherwise specified

			μ <b>A57</b> 1			
Characteristic		Condition	Min	Тур	Max	Unit
Output Leakage When Blanked					± 40	μΑ
Blank & Convert Input					± 40	μΑ
Blank-Logic "1"			2.0			V
Convert-Logic "0"					0.8	V
Conversion Time			15	25	30	μs
Operating Range	V+		+4.5		+5.5	٧
	V-		-12		-16.5	٧
Operating Current-Blank Mode		V+ = +5 V		2	10	mA
		V+ = +15 V		5	10	mA
		V- = -15 V		9	15	mA
Operating Current-Convert Mode		V+ = +5 V		5		mA
		V+ = +15 V		10		mA
		V- = -15 V		10		mA

#### **Typical Applications**

#### Standard µA571 Operation


The µA571 contains all the active components required to perform a complete A/D conversion. For most situations, all that is necessary is connection of the power supply (+5 and -15), the analog input, and the conversion start pulse. But, there are some features and special connections which should be considered for achieving optimum performance. The functional pin-out is shown in the connection diagram.

#### **Full Scale Calibration**

The 5 k $\Omega$  thin film input resistor is laser trimmed to produce a current which matches the full scale current of the internal DAC—plus about 0.3%—when a full scale analog input voltage of 9.990 V (10 V—1 LSB) is applied at the input. The input resistor is trimmed in this way so that if a fine trimming potentiometer is

inserted in series with the input signal, the input current at the full scale input voltage can be trimmed down to match the DAC full scale current as precisely as desired. However, for many applications the nominal 9.99 V full scale can be achieved to sufficient accuracy by simply inserting a 15  $\Omega$  resistor in series with the analog input to pin 13. Typical full scale calibration error will then be about  $\pm 2$  LSB or  $\pm 0.2\%$ . If the more precise calibration is desired, a 50  $\Omega$ trimmer should be used instead. Set the analog input at 9.990 V, and set ther trimmer so that the output code is just at the transition between 1111111110 and 1111111111. Each LSB will then have a weight of 9.766 mV. If a nominal full scale of 10.24 V is desired (which makes the LSB exactly 10.00 mV), a 100  $\Omega$ resistor in series with a 100  $\Omega$  trimmer (or a 200  $\Omega$ trimmer with good resolution) should be used. Of course, larger full scale ranges can be arranged by using a larger input resistor, but linearity and full

Fig. 1 Standard μA571 Connections



scale temperature coefficient may be compromised if the external resistor becomes a sizeable percentage of 5 k $\Omega$ .

#### **Bipolar Operation**

The standard unipolar 0 to +10 V range is obtained by shorting the bipolar offset control pin to digital common. If the pin is left open, the bipolar offset current will be switched into the comparator summing node, giving a -5 V to +5 V range with an offset binary output code. (-5.00 V in will give a 10-bit code of 000000000; an input of 0.00 V results in an output code of 1000000000 and 4.99 V at the input yields the 1111111111 code). The bipolar offset control input is not directly TTL compatible, but a TTL interface for logic control can be constructed as shown in Figure 2.

#### **Common Mode Range**

The  $\mu$ A571 provides separate Analog and Digital Common connections. The circuit will operate properly with as much as  $\pm$ 200 mV of common mode range between the two commons. This permits more flexible control of system common bussing and digital and analog returns.


In normal operation the Analog Common terminal may generate transient currents of up to 2 mA during a conversion. In addition, a static current of about 2 mA will flow into Analog Common in the unipolar mode after a conversion is complete. An additional 1 mA will flow in during a blank interval with zero analog input. The Analog Common current will be modulated by the variations in input signal.

The absolute maximum voltage rating between the two commons is  $\pm$  1 V. We recommend the connection of a parallel pair of back-to-back protection diodes between the commons if they are not connected locally.

#### **Zero Offset**

The apparent zero point of the  $\mu$ A571 can be adjusted by inserting an offset voltage between the Analog Common of the device and the actual signal return or signal common. Figure 3 illustrates two methods of providing this offset. Figure 3A shows how the converter zero may be offset by up to  $\pm 3$  bits to correct the device initial offset and/or input signal offsets. As shown, the circuit gives approximately symmetrical adjustment in unipolar mode. In bipolar mode R2 should be omitted to obtain a symmetrical range.

Fig. 2 Bipolar Offset Controlled by Logic Gate



Gate Output = 1 Unipolar 0-10 V Input
Range Gate Ouput = 0 Bipolar ±5 V Input Range

Fig. 3a Zero Offset ADJ  $\pm$  3-Bit Range





Fig. 3b 1/2-Bit Zero Offset




#### Note

During a conversion, transient currents from the Analog Common terminal will disturb the offset voltage. Capacitive decoupling should not be used around the offset network. These transients will settle as appropriate during a conversion. Capacitive

decoupling will "pump up" and fail to settle resulting in conversion errors. Power supply decoupling which returns to analog signal common should go to the signal input side of the resistive offset network.

Fig. 4  $\,\mu$ A571 Transfer Curve—Unipolar Operation (Approximate Bit Weights Shown for Illustration, Nominal Bit Weights  $\sim$  9.766 mV)



### Offset Characteristics with 2.7 in series with Analog Common




Figure 4 shows the nominal transfer curve near zero for a  $\mu$ A571 in unipolar mode. The code transitions are at the edges of the nominal bit weights. In some applications it will be preferable to offset the code transitions so that they fall between the nominal bit weights, as shown in the offset characteristics. This offset can easily be accomplished as shown in Figure 3B. At balance (after a conversion) approximately 2 mA flows into the Analog Common terminal. A 2.7  $\Omega$  resistor in series with this terminal will result in approximately the desired  $\frac{1}{2}$  bit offset of

the transfer characteristics. The nominal 2 mA Analog Common current is not closely controlled in manufacture. If high accuracy is required, a 5  $\Omega$  potentiometer (connected as a rheostat) can be used as R2. Additional negative offset range may be obtained by using larger values of R2. Of course, if the zero transition point is changed, the full scale transition point will also move. Thus, if an offset of  $\mbox{\ensuremath{\%LSB}}$  is introduced, full scale trimming as described on previous page should be done with an analog input of 9.985 V.

#### Control and Timing of the µA571

There are several important timing and control features on the  $\mu$ A571 which must be understood precisely to allow optimum interface to microprocessor or other types of control systems. All of these features are shown in the timing diagram in Figure 5.

The normal stand-by situation is shown at the left end of the drawing. The BLANK and CONVERT (B &  $\overline{C}$ ) line is held HIGH, the output lines will be "open", and the DATA READY ( $\overline{DR}$ ) line will be HIGH. This mode is the lowest power state of the device (typically 150 mW). When the B &  $\overline{C}$  line is brought LOW, the conversion cycle is initiated; but the  $\overline{DR}$  and data lines do not change state. When the conversion cycle is complete (typically 25  $\mu$ s), the  $\overline{DR}$  line goes LOW, and within 500 ns, the data lines become active with the new data.

About 1.5  $\mu s$  after the B &  $\overline{C}$  line is again brought HIGH, the  $\overline{DR}$  line will go HIGH and the data lines will go open. When the B &  $\overline{C}$  line is again brought LOW, a new conversion will begin. The minimum pulse width for the B &  $\overline{C}$  line to blank previous data and start a new conversion is 2  $\mu s$ . If the B &  $\overline{C}$  line is brought HIGH during a conversion, the conversion will stop, and the  $\overline{DR}$  and data lines will not change. If a 2  $\mu s$  or longer pulse is applied to the B &  $\overline{C}$  line during a conversion, the converter will clear and start a new conversion cycle.

Control Modes with BLANK and CONVERT
The timing sequence of the µA571 discussed above

allows the device to be easily operated in a variety of systems with differing control modes. The two most common control modes, the Convert Pulse Mode, and the Multiplex Mode, are illustrated here.

#### Convert Pulse Mode

In this mode, data is present at the output of the converter at all times except when conversion is taking place. Figure 6 illustrates the timing of this mode. The BLANK and CONVERT line is normally LOW and conversions are triggered by a positive pulse.

#### **Multiplex Mode**

In this mode the outputs are blanked except when the device is selected for conversion and readout; this timing shown in *Figure 7*.

This operating mode allows multiple  $\mu$ A571 devices to drive common data lines. All BLANK and CONVERT lines are held HIGH to keep the outputs blanked. A single µA571 is selected, its BLANK and CONVERT line is driven LOW and at the end of conversion, which is indicated by DATA READY going LOW, the conversion result will be present at the outputs. When this data has been read from the 10-bit bus. BLANK and CONVERT is restored to the blank mode to clear the data bus for other converters. When several μA571's are multiplexed in sequence, a new conversion may be started in one  $\mu$ A571 while data is being read from another. As long as the data is read and the first  $\mu$ A571 is cleared within 15  $\mu$ s after the start of conversion of the second µA571, no data overlap will occur.






Fig. 6 Convert Pulse Mode





Fig. 7 Multiplex Mode





A Schlumberger Company

## μA0801 (DAC-08) Series 8-Bit Multiplying D/A Converters


**Data Aquisition Products** 

#### Description

The  $\mu$ A0801,  $\mu$ A0801E and  $\mu$ A0801C are 8-bit multiplying Digital-to-Analog Converters constructed using the Fairchild Planar epitaxial process. Advanced circuit design achieves very high speed performance with outstanding applications capability and low cost. The  $\mu$ A0801 is specified for the military temperature range (-55°C to +125°C) and the  $\mu$ A0801E and  $\mu$ A0801C are specified for 0°C to +70°C operation. The  $\mu$ A0801 series are pin-for-pin replacements of the DAC-08 and DAC0800 series.

- FAST SETTLING TIME TO 1/2 LSB 85 ns
- FULL SCALE CURRENT PREMATCHED TO ±1 LSB
- DIRECT INTERFACE TO TTL, CMOS, ECL, HTL, PMOS, DTL
- LINEARITY TO ±0.19% MAX OVER TEMPERATURE RANGE
- HIGH OUTPUT COMPLIANCE -10 V TO +18 V
- TRUE AND COMPLEMENTED OUTPUTS
- **WIDE RANGE MULTIPLYING CAPABILITY**
- LOW FULL SCALE CURRENT DRIFT +10 ppm/°C TYP
- WIDE POWER SUPPLY RANGE ±4.5 V TO ± 18 V
- LOW POWER CONSUMPTION 33 mW @ ±5 V
- EXTERNAL COMPENSATION FOR MAX BANDWIDTH
- LOW COST

## Connection Diagram 16-Pin DIP




(Top View)

#### Order Information

Type	Package	Code	Part No.
μA0801	Ceramic DIP	6B	μA0801DM
μA0801E	Ceramic DIP	6B	μA0801EDC
μA0801E	Molded DIP	9B	μA0801EPC
μA0801C	Ceramic DIP	6B	μA0801CDC
μA0801C	Molded DIP	9B	μA0801CPC

## Equivalent Circuit and Pin Connection Diagram



#### **μA0801 SERIES**

**Absolute Maximum Ratings** 

V_{CC+} to V_{CC-} 36 V Logic Inputs V_{CC}- to V_{CC}- plus 36 V

 $V_{LC}$ V_{CC}- to V_{CC+}

Reference inputs

V_{CC}- to V_{CC}+

 $(V_{14}, V_{15})$ Reference Input **Differential Voltage** 

 $(V_{14} \text{ to } V_{15})$ ± 18 V Reference Input

Current IREF (14) 5.0 mA **Power Dissipation** 500 mW Derate above 90°C

Full Scale Symmetry

Zero Scale Current

**IFSS** 

Izs

8.3 mW/°C

μA0801E, μA0801C Storage Temperature

Temperature Range

Operating

**µA0801** 

Range Pin Temperature

Ceramic DIP. (Soldering, 60 s)

Molded DIP (Soldering, 10 s) 300°C

-55°C to +125°C

-65°C to +150°C

0°C to +70°C

260°C

...

± 1.0

±2.0

0.2

0.2

 $\pm 8.0$ 

± 16

2.0

4.0

μΑ

μΑ

**Electrical Characteristics** 

0 1 1 01 - - - 1 1 1 1

(Ceramic DIP)

These specifications apply for  $V_{CC} = \pm 15 \text{ V}$ ,  $I_{REF} = 2.0 \text{ mA}$ ,  $T_A = -55^{\circ}\text{C}$  to  $\pm 125^{\circ}\text{C}$  for  $\mu A0801$ ,  $T_A = 0$ °C to 70°C for  $\mu$ A0801E,  $\mu$ A0801C. Output characteristics refer to both  $\overline{I_{OUT}}$  and  $I_{OUT}$ .

 $T_A = 25$ °C

IFS4 - IFS2

Symbol	Characteristic	Condition		Min	Тур	Max	Unit
	Resolution			8	8	8	bits
	Monotonicity			8	8	8	bits
	Non-linearity	μΑ0801, μΑ0801Ε μΑ0801C				±0.19 ±0.39	% FS
ts	Settling Time	To ± ½ LSB, all bits switched ON or OFF T _A = 25°C	μΑ0801		85	135	ns
			μΑ0801Ε, μΑ0801C		85	150	
tpLH,	Propagation Delay T _A = 25°C	Each bit		35	60	ns	
tPHL	Propagation Delay	1A - 25 C	All bits switched		35	60	ns
TCIFS	Full Scale Temperature Coefficient				± 10	±50	ppm/°C
Voc	Output Voltage Compliance	Full scale current change $< \frac{1}{2}$ LSB, R _{OUT} $>$ 20 m $\Omega$		-10		+18	v
IFS4	Full Scale Current	V _{REF} = 10.000 V, R ₁₄ , R ₁₅ = 5.000 kΩ	μΑ0801Ε μΑ0801, μΑ0801C	1.940	1.990	2.040	mA

μA0801, μA0801E

μA0801, μA0801E

**µA0801C** 

μA0801C

#### μA0801 SERIES


#### **Electrical Characteristics (Cont.)**

These specifications apply for  $V_{CC}=\pm$  15 V,  $I_{REF}=2.0$  mA,  $T_A=-55^{\circ}C$  to  $\pm$  125 °C for  $\mu$ A0801,  $T_A=0^{\circ}C$  to 70 °C for  $\mu$ A0801E,  $\mu$ A0801C. Output characteristics refer to both  $I_{OUT}$  and  $I_{OUT}$ .


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
IFSR	Output Current Range	$R_{14, 15} = 5.000 \text{ k}\Omega$ $V_{REF} = +15.00 \text{ V}, V_{CC} = -10 \text{ V}$			2.1	mA
		$V_{REF} = +25.0 \text{ V}, V_{CC} - = -12 \text{ V}$			4.2	mA
V _{IL} V _{IH}	Logic Input LOW Voltage Logic Input HIGH Voltage	V _{LC} = 0 V	2.0		8.0	V
lır IIH	Logic Input LOW Current Logic Input HIGH Current	$V_{LC} = 0 \text{ V}, V_{IN} = -10 \text{ V} \text{ to } +0.8 \text{ V}$ $V_{IN} = 2.0 \text{ V} \text{ to } 18 \text{ V}$		-2.0 0.002	-10 10	μ <b>Α</b> μ <b>Α</b>
VIS	Logic Input Swing	$V_{CC}- = -15 \text{ V}$	-10		+18	V
V _{THR}	Logic Threshold Range	V _{CC} = ± 15 V	-10		+13.5	V
l ₁₅	Reference Bias Current			-1.0	-3.0	μΑ
di/dt	Reference Input Slew Rate		4.0	8.0		mA/μs
PSSI _{FS+} PSSI _{FS-}	Power Supply Sensitivity	V _{CC+} = 4.5 V to 18 V V _{CC-} = -4.5 V to -18 V I _{REF} = 1.0 mA		0.0003 0.002	0.01 0.01	% / % % / %
+  -		$V_{CC} = \pm 5.0 \text{ V}, I_{REF} = 1.0 \text{ mA}$		2.3 -4.3	3.8 -5.8	
+  -	Power Supply Current	$V_{CC+} = +5.0 \text{ V}, V_{CC-} = -15 \text{ V},$ $I_{REF} = 2.0 \text{ mA}$		2.4 -6.4	3.8 -7.8	mA
+  -		$V_{CC} = \pm 15 \text{ V, I}_{REF} = 2.0 \text{ mA}$		2.5 -6.5	3.8 -7.8	
		$V_{CC} = \pm 5.0 \text{ V}, I_{REF} = 1.0 \text{ mA}$		33	48	mW
$P_{D}$	Power Dissipation	$V_{CC+} = +5.0 \text{ V}, V_{CC-} = -15 \text{ V},$ $I_{REF} = 2.0 \text{ mA}$		108	136	mW
		$V_{CC} = \pm$ 15 V, $I_{REF} = 2.0$ mA		135	174	mW

#### **Typical Performance Curves**


### Full Scale Current as a Function of Reference Current



#### Reference input Frequency Response



# Reference AMP Common Mode Range




# Note Positive common mode range is always (V_{CC}-) +1.5V


#### 7

#### **Typical Performance Curves (Cont.)**


#### Output Current as a Function of Output Voltage (Output Voltage Compliance)



V_{TH} - V_{LC} as a Function of Temperature




Output Voltage Compliance as a Function of Temperature




#### Note

Positive common mode range is always  $(V_{CC}+)-1.5V$ 


#### Bit Transfer Characteristics



Power Supply Current as a Function of VCC-




# Power Supply Current as a Function of Temperature



See Note below.

# Power Supply Current as a Function of V_{CC+}




#### Note

B1 through B8 have identical transfer characteristics. Bits are fully switched, with less than 1/2 LSB error. At less than  $\pm\,100$  mV from actual threshold, these switching points are guaranteed to lie between 0.8 and 2.0 V over the operating temperature range (VLC = 0.0 V)


#### **Test Circuits**

Fig. 1 Settling Time Measurement



#### **Typical Applications**

Fig. 1 Basic Positive Reference Operation



$$I_O + \overline{I_O} = I_{FS}$$
 For all logic states


For fixed reference, TTL operation, typical values are:

 $V_{REF} = +10.000 \text{ V}$ 
 $R_{REF} = 5.000 \text{ k}$ 
 $R_{15} \approx R_{REF}$ 
 $C_C = 0.01 \mu F$ 
 $V_{LC} = 0 \text{ V (GROUND)}$ 


 $I_{FS} \approx \frac{+V_{REF}}{R_{REF}} \times \frac{255}{256}$ 

#### Typical Applications (Cont.)

#### Fig. 2 Recommended Full Scale Adjustment Circuit



#### Fig. 3 Basic Negative Reference Operation




$$I_{FS} \approx \frac{-V_{REF}}{R_{REF}} \times \frac{255}{256}$$

#### Note

R_{REF} sets I_{FS}; R15 is for bias current cancellation.


Fig. 4 Basic Unipolar Negative Operation



	B1	B2	В3	B4	<b>B</b> 5	В6	B7	В8	Io mA	lo mA	Eo	ΕO
Full Scale	1	1	1	1	1	1	1	1	1.992	.000	-9.960	.000
Full Scale - LSB	1	1	1	1	1	1	1	0	1.984	.008	-9.920	040
Half Scale + LSB	1	0	0	0	0	0	0	1	1.008	.984	-5.040	-4.920
Half Scale	1	0	0	0	0	0	0	0	1.000	.992	-5.000	-4.960
Half Scale - LSB	0	1	1	1	1	1	1	1	.992	1.000	-4.960	-5.000
Zero Scale + LSB	0	0	0	0	0	0	0	1	.008	1.984	040	-9.920
Zero Scale	0	0	0	0	0	0	0	0	.000	1.992	.000	-9.960

#### Typical Applications (Cont.)


Fig. 5 High Noise Immunity Current To Voltage Conversion



- Provides isolation from ground loops
- Symmetrical ± 10 V output
- Useful within systems between boards
- True complementary / differential current transmission
- High speed analog signal transmission

	В1	B2	В3	B4	<b>B</b> 5	В6	В7	B8	Eo
Pos Full Scale	1	1	1	1	1	1	1	1	+9.920
Pos Full Scale - LSB	1	1	1	1	1	1	1	0	+9.840
(+) Zero Scale	1	0	0	0	0	0	0	0	+0.040
(-) Zero Scale	0	1	1	1	1	1	1	1	-0.040
Neg Full Scale + LSB	0	0	0	0	0	0	0	1	-9.840
Neg Full Scale	0	0	0	0	0	0	0	0	-9.920


Fig. 6 Basic Bipolar Output Operation



	В1	B2	В3	B4	<b>B</b> 5	В6	B7	B8	Eo	Ēo
Pos Full Scale Pos Full Scale - LSB	1	1	1	1	1	1	1	1	- 9.920 - 9.840	+10.000 + 9.920
Zero Scale + LSB	1	0	0	0	0	0	0	1	- 0.080	+ 0.160
Zero Scale Zero Scale – LSB	1	0	0	0	0	0	0	0	0.000 + 0.080	+ 0.080
Neg Full Scale + LSB	0	0	0	0	0	0	0	1	+ 9.920	- 9.840
Neg Full Scale	Ö	ŏ	ŏ	ŏ	ŏ	Ö	ŏ	ò	+10.000	- 9.920


#### Typical Applications (Cont.)

#### Fig. 7 Positive Low Impedance Output Operation




For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to  $\overline{l_O}$  (Pin 2); connect  $l_O$  (Pin 4) to ground.

Fig. 8 Negative Low Impedance Output Operation



For complementary output (operation as negative logic DAC), connect inverting input of Op-Amp to  $\overline{I_O}$  (Pin 2); connect  $I_O$  (Pin 4) to ground.


Fig. 9 Pulsed Reference Operation




R_{REF} ≈ R₁₅

#### Typical Applications (Cont.)

Fig. 10 Accommodating Bipolar References






I_{REF} ≥ peak negative swing of I_{IN}

+V_{RFF} must be above peak positive swing of V_{IN}

Fig. 11 Interfacing With Various Logic Families



#### Note

Do not exceed negative logic input range of DAC

#### **Cross Reference Information**

Part No.	Temperature Range	Nonlinearity	
μA0801DM (DAC-08Q)	-55°C to +125°C	±0.19%	
μA0801EDC (DAC-08EQ)	0°C to +70°C	±0.19%	
μA0801EPC (DAC-08EP)	0°C to +70°C	±0.19%	
μA0801CDC (DAC-08CQ)	0°C to +70°C	±0.39%	
μA0801CPC (DAC-08CP)	0°C to +70°C	±0.39%	

# FAIRCHILD

A Schlumberger Company

## $\mu$ A0802 (MC1508/1408) **Series 8-Bit Multiplying** D/A Converter


**Data Aquisition Products** 

#### Description


The  $\mu$ A0802,  $\mu$ A0802A,  $\mu$ A0802B, and µA0802C are monolithic 8-bit multiplying Digital-to-Analog Converters constructed using the Fairchild Planar Epitaxial process. It is designed for use where the output current is a linear product of an 8-bit digital word and an analog input voltage. The μA0802 is specified for the military temperature range  $(-55^{\circ}\text{C to } + 125^{\circ}\text{C})$  and the  $\mu$ A0802A,  $\mu$ A0802B and µA0802C are specified for 0°C to 70°C operation. The µA0802 series are pin-for-pin replacements for the MC1508 / 1408 and SSS1408 devices.

- RELATIVE ACCURACY ±0.1% ERROR MAXIMUM µA0802H
- RELATIVE ACCURACY ±0.19% ERROR **MAXIMUM** μA0802, μA0802A
- 7 AND 6-BIT ACCURACY AVAILABLE μA0802B, μA0802C
- FAST SETTLING TIME TO 1/2 LSB-85 ns
- NON-INVERTING DIGITAL INPUTS ARE TTL AND **CMOS COMPATIBLE**
- OUTPUT VOLTAGE SWING +0.5 V to -5.0 V
- **HIGH-SPEED MULTIPLYING INPUT SLEW RATE** 4.0 mA/μs
- STANDARD SUPPLY VOLTAGES +5.0 V AND -5.0 V TO -15 V
- LOW FULL SCALE CURRENT DRIFT +10 PPM/°C TYPICALLY
- LOW POWER CONSUMPTION 33 mW @  $\pm 5$  V
- LOW COST

#### **Equivalent Circuit**



#### Connection Diagram 16-Pin DIP



#### Order Information

Туре	Package	Code	Part No.
μA0802	Ceramic DIP	6B	μA0802DM
μA0802A	Ceramic DIP	6B	μA0802ADC
μA0802A	Molded DIP	9B	μA0802APC
μA0802B	Ceramic DIP	6B	μA0802BDC
μA0802B	Molded DIP	9B	μA0802BPC
μA0802C	Ceramic DIP	6B	μA0802CDC
μA0802C	Molded DIP	9B	μA0802CPC

#### **Additional Order Information**

Туре	Temperature Range	Relative Accuracy
μΑ0802 (MC1508L-8) μΑ0802Α	-55°C to +125°C	±0.19%
(MC1408L-8) μΑ0802Β	0°C to +70°C	±0.19%
(MC1408L-7) μA0802C	0°C to +70°C	±0.39%
(MC1408L-6)	0°C to +70°C	$\pm0.78\%$

#### μA0802 Series

**Absolute Maximum Ratings**  $T_A = +25$ °C unless **Operating Temperature Range** -55°C to +125°C otherwise noted μA0802 V_{CC+} 5.5 V  $\mu$ A0802A,  $\mu$ A0802B, V_{CC}-Digital Input Voltage -16.5 V μA0802C 0°C to +70°C Storage Temperature Range (5 V to 12 V) Pin Temperatures +5.5 V **Applied Output Voltage** 0.5 V to -5.2 V Ceramic DIP 300°C Reference Current (114) 5.0 mA (Soldering, 60 s) Reference Amplifier Inputs Molded DIP (Soldering, 10 s) 260°C (V₁₄, V₁₅) 5.5 V, -16.5 V

Electrical Characteristics  $V_{CC+} = +5.0 \text{ V}, V_{CC-} = -15 \text{ V}, V_{REF}/R14 = 2.0 \text{ mA}, \mu A0802 \text{ T}_A = -55 ^{\circ}\text{C} \text{ to } 125 ^{\circ}\text{C}.$  All digital inputs at HIGH logic level.

Symbol	Characteristic	Figure	Min	Тур	Max	Unit
E _r	Relative Accuracy (Error Relative to Full Scale I _O ) μΑ0802, μΑ0802Α μΑ0802B ( Note 1) μΑ0802C ( Note 1)	3			±0.19 ±0.39 ±0.78	%
ts	Setting Time to Within ½ LSB (includes t _{PLH} ) (T _A = +25°C) (Note 2)	4		85	135	ns
t _{PLH} , t _{PHL}	Propagation Delay Time T _A = +25°C	4		30	100	ns
TCIO	Output Full Scale Current Drift			± 20		PPM/°C
V _{IH} V _{IL}	Digital Input Logic Levels (MSB) HIGH Level, Logic "1" LOW Level, Logic "0"	2	2.0		0.8	V
l _{IH} l _{IL}	Digital Input Current (MSB) HIGH Level, V _{IH} — 5.0 V LOW Level, V _{IL} — 0.8 V	2		0 -0.4	0.04 -0.8	mA
I ₁₅	Reference Input Bias Current (Pin 15)	2		-1.0	-5.0	μΑ
lor	Output Current Range V _{CC} = -5.0 V V _{CC} = -6.0 to -15 V	2	0	2.0 2.0	2.1 4.2	mA
lo	Output Current $V_{REF} = 2.000 \text{ V}, R14 = 1000 \Omega$	2	1.9	1.99	2.1	mA mA
I _{O(min)}	Output Current (All bits LOW)	2		0	4.0	μΑ
v _o	Output Voltage Compliance ( $E_r \le 0.19\%$ at $T_A = +25$ °C) $V_{CC-} = -5 \text{ V}$ $V_{CC-}$ below $-10 \text{ V}$	2			-0.55, +0.4 -5.0, +0.5	V
SR I _{REF}	Reference Current Slew Rate	5		4.0		mA/μs
PSRR(-)	Output Current Power Supply Sensitivity			0.5	2.7	μA/V
I _{CC+} I _{CC} -	Power Supply Current (All bits LOW)	2		+13.5 -7.5	+22 -13.0	mA
V _{CCR+} V _{CCR-}	Power Supply Voltage Range (T _A = +25°C)	2	+4.5 -4.5	+5.0 -15	+5.5 -16.5	٧
P _D	Power Dissipation All bits LOW $V_{CC-} = -5.0 \text{ V}$ $V_{CC-} = -15 \text{ V}$ All bits HIGH $V_{CC-} = -5.0 \text{ V}$ $V_{CC-} = -15 \text{ V}$	2		105 190 90 160	170 305	mW


#### Notes

2. All bits switched.

All current switches are tested to guarantee at least 50% of rated output current.

#### **Test Circuits**

Fig. 1 Notation Definitions



#### Notes

Typical Values: R14 = R15 = 1 k 
$$V_{\mbox{REF}} = +20 \mbox{ V} \\ \mbox{C} = 15 \mbox{ pF}$$


V₁ and I₁ apply to inputs A₁ thru A₈

The resistor fied to pin 15 is to temperature compensate the bias current and may not be necessary for all applications.

$$\begin{split} I_O &= K \left[ \frac{A_1}{2} + \frac{A_2}{4} + \frac{A_3}{8} + \frac{A_4}{16} \right. \\ &+ \left. \frac{A_5}{32} + \frac{A_6}{64} + \frac{A_7}{128} + \frac{A_8}{256} \right] \\ \text{where K} &\simeq \frac{V_{REF}}{R14} \end{split}$$


and A
$$_N$$
 = "1" if A $_N$  is at HIGH level A $_N$  = "0" if A $_N$  is at LOW level


Fig. 2 Relative Accuracy Test Circuit



#### Test Circuits (Cont.)

#### Fig. 3 Transient Response and Settling Time





#### **Applications**

- Tracking a/d Converters
- Successive Approximation a/d Converters
- 2 1/2 Digit Panel Meters and DVMs
- Waveform Synthesis
- Sample and Hold
- **Peak Detector**
- Programmable Gain and Attenuation
- CRT Character Generation
- Audio Digitizing and Decoding
- Programmable Power Supplies
  Analog-Digital Multiplication
- **Analog-Digital Multiplication**
- Digital-Digital Multiplication
- Analog-Digital Division
- Digital Addition and Subtraction
- Speech Compression and Expansion
- Stepping Motor Drive

Fig. 1 Positive V_{REF}






Fig. 2 Negative VREF



#### Applications (Cont.)

# Fig. 3 Use with Current-to-Voltage Converting OP AMP



#### Notes

Theoretical V_O

$$V_{O} = \frac{V_{REF}}{R_{14}} (R_{O}) \left[ \frac{A_{1}}{2} + \frac{A_{2}}{4} + \frac{A_{3}}{8} + \frac{A_{4}}{16} + \frac{A_{5}}{32} + \frac{A_{6}}{64} + \frac{A_{7}}{128} + \frac{A_{8}}{256} \right]$$

Adjust  $\rm V_{REF}$  R14 or  $\rm R_O$  so that  $\rm V_O$  with all digital inputs at HIGH level is equal to 9.961 Volts.

$$V_{O} = \frac{2 \text{ V}}{1 \text{ k}} (5 \text{ k}) \left[ \frac{1}{2} + \frac{1}{4} + \frac{1}{8} + \frac{1}{16} + \frac{1}{32} + \frac{1}{64} + \frac{1}{128} + \frac{1}{256} \right]$$
$$= 10 \text{ V} \frac{255}{256} = 9.961 \text{ V}$$





Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
HI Rel Processing	10
Package Outlines	11
Fairchild Sales Offices	12



# $\mu$ A3680 Quad Telephone Relay Driver

Telecommunication Products


#### Description

The 3680 relay driver is a monolithic integrated circuit designed to interface -48 V relays to TTL or other logic systems in telephony applications. The device has a 50 mA source capability and operates from -48 V battery power. The guad configuration increases board density in typical line card applications. Since there can be considerable noise and IR drop between logic ground and battery ground, these drivers are designed to operate with a high common-mode range (±20 V referenced to battery ground). Also, each driver has common-mode range separate from the other drivers in the package. Low differential input current (typically 100  $\mu$ A) draws low power from the driving circuit. Differential inputs permit either inverting or non-inverting operation. A clamp network is incorporated in the driver outputs, eliminating the need for an external network to quench the high voltage inductive backswing caused when the relay is turned off. A fail-safe feature is incorporated to insure that the driver will be off if the V_{IN+} input or both inputs are open. Standby power (driver off) is very low, typically 50 µW per driver.

- -48 V BATTERY OPERATION
- 50 mA OUTPUT CAPABILITY
- **TTL/CMOS-COMPATIBLE COMPARATOR INPUT**
- **HIGH COMMON-MODE INPUT VOLTAGE RANGE**
- **VERY LOW INPUT CURRENT**
- **FAIL-SAFE DISCONNECT FEATURE**
- BUILT-IN OUTPUT CLAMP DIODE

Absolute Maximum Ratings	(Notes 1	and 2) Min
BAT NEG	+0.5 V	-70 V
Input Voltage	+20 V	BAT NEG -0.5 V
(BAT NEG $\geq -50 \text{ V}$ )		
Differential Input Voltage		
$(V_{IN+} - V_{IN-})$	± 20 V	
Output Current (L _L ≤ 5 H)	50 mA	
Output Current (RL)	100 mA	
Power Dissipation		
(85°C still air with package		
soldered in PC board)		
Ceramic DIP	650 mW	
Molded DIP	930 mW	
Pin Temperature (soldering)		
Ceramic DIP (60 s)	300°C	
Molded DIP (10 s)	260°C	
Storage Temperature	−65°C to	+150°C

Connection Diagram
14-Pin DIP




(Top View)

Order	Inform	ation
-------	--------	-------

Туре	Package	Code
μA3680	Ceramic DIP	6A
μA3680	Molded DIP	9A


Part No. μA3680DC μA3680PC

#### Logic Diagram



Notes on following pages.

#### Circuit Schematic (1/4 of circuit shown)



Electrical Characteristics Over Recommended Operating Conditions unless specified otherwise. Typical values for BAT NEG = -52 V, and  $T_A = 25$ °C.

Symbol	Characteristic	Conditions	Min	Тур	Max	Unit
V _{IH}	Logic "1" Differential Input Voltage			1.3	2.0	v
VIL	Logic "0" Differential Input Voltage		0.8	1.3		v
INH	Logic "1" Input Current	$V_{IN+} = 2 \text{ V}, V_{IN-} = 0$ $V_{IN+} = 7 \text{ V}, V_{IN-} = 0$		40 375	100 1000	μA μA
INL	Logic "0" Input Current	$V_{IN+} = 0.4 \text{ V}, V_{IN-} = 0$ $V_{IN+} = -7 \text{ V}, V_{IN-} = 0$		+0.01 -1	+5 -100	μA μA
V _{OL}	Output On Voltage	I _{OL} = 50 mA	-2.1	-1.6		٧
loff	Output Leakage	V _{OUT} = BAT NEG		+2	+100	μΑ
IFS	Fail-Safe Output Leakage	V _{OUT} = BAT NEG (Inputs open)		+2	+100	μΑ
ILC	Output Clamp Leakage Current	V _{OUT} = BAT GND		-2	-100	μΑ
V _C	Output Clamp Voltage	$I_{CLAMP}$ = +50 mA, Referenced to BAT NEG	-1.2	-0.9		V
V _P	Positive Output Clamp Voltage	$I_{CLAMP} = -50$ mA, Referenced to BAT GND		0.9	1.2	v
I _{B(ON)}	Supply Current	All drivers On		-2	-4.4	mA
I _{B(OFF)}	Supply Current	All drivers Off		-1	-100	μΑ
t _{PD} (ON)	Propagation Delay to Driver On	L = 1H, R _L = 1k, V _{IN} = 3 V pulse		1	10	μs
t _{PD(OFF)}	Propagation Delay to Driver Off	L = 1H, R _L = 1k, V _{IN} = 3 V pulse		1	10	μs

#### Notes

the device should be operated at these limits. The electrical characteristic table includes conditions for actual device operation.


2. All voltages are with respect to BAT GND.

Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. Except for operating temperature range, they are not meant to imply that


#### **Recommended Operating Conditions**


Characteristic	Min	Max	Unit
Battery Voltage (BAT NEG)	-60	-10	V
Input Voltage	-10	+10	V
Logic On Voltage (V _{IN+} - V _{IN-} )	+2	+10	V
Logic Off Voltage (V _{IN+} - V _{IN-} )	-10	+0.8	V
Temperature Range	-25	+85	°C

#### **DC Test Circuit**




#### **AC Test Circuit and Waveforms**





#### **Typical Applications**





A Schlumberger Company

# $\mu$ A5116 $\mu$ 255-Law Companding Codec


**Telecommunication Products** 

#### **Description**

The 5116 is a monolithic CMOS Companding Codec containing both an analog-to-digital converter and a digital-to-analog converter which have transfer characteristics conforming to the µ255-Law companding code. This device performs a coderdecoder function designed to meet the needs of the telecommunications industry for per-channel voicefrequency codecs used in PCM systems. Digital input and output are in serial format using sign-plusmagnitude coding. Actual transmission and reception of 8-bit data words containing the analog information is done at a 64 kb/s to 2.1 Mb/s rate with analog signal sampling occurring at an 8 kHz rate. A SYNC pulse input is provided for synchronizing transmission and reception of multichannel information being multiplexed over a single transmission line.

- **EXCEEDS D3 CHANNEL BANK SPECIFICATIONS**
- LOW POWER DISSIPATION 30 mW TYPICAL
- SYNCHRONOUS/ASYNCHRONOUS OPERATION
- ON-CHIP S/H CIRCUIT
- ON-CHIP OFFSET NULL CIRCUIT
- SEPARATE ANALOG AND DIGITAL GROUNDS
- 64 kb/s to 2.1 Mb/s SERIAL DATA RATE
- **■** ±5V POWER SUPPLY OPERATION


# Connection Diagram 16-Pin DIP



#### Order Information

Type	Package	Code	Part No.		
μA 5116	Ceramic DIP	FW	μ <b>A</b> 5116 DC		
μA 5116	Ceramic DIP				
•	(Side Brazed)	FB	μA5116 JC		

#### **Block Diagram**



Pin 4 = not connected

#### **Absolute Maximum Ratings (Note)**

Supply Voltage (V+) +6 Supply Voltage (V-)

 $V- \leq V_{IN} \leq V+$ **Analog Input Range** Digital Input Range  $-0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V} +$ 

Reference Voltage

V_{REF}(+)  $-0.5 \text{ V} \leq \text{V}_{\text{REF}} (+) \leq \text{V} +$ Reference Voltage

VRFF(-)

 $V- \leq V_{REF}(-) \leq 0.5 \text{ V}$ **Operating Temperature** 

Range

0°C to 70°C Storage Temperature

Range

-65°C to +125°C

Pin Temperature (Soldering, 10 s)

260°C

#### Note

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

#### Functional Description (Refer to Block Diagram)

#### Positive and Negative Reference Voltages, $(V_{REF}(+))$ and $V_{REF}(-)$ Pins 16 and 15)

These inputs provide the conversion references for the digital-to-analog converters in the 5116. VREF(+) and VRFF(-) must maintain 100 ppM/°C regulation over the operating temperature range. Variation of the reference directly affects system gain.

#### Analog Input, Pin 1

Voice-frequency analog signals which are bandwidthlimited to 4 kHz are input at this pin. Typically, they are then sampled at an 8 kHz rate (Refer to Figure 6). The Analog Input must remain between VREF(+) and V_{RFF}(-) for accurate conversion.

#### Master Clock, Pin 5

This signal provides the basic timing and control signals required for all internal conversions. It does not have to be synchronized with RCV SYNC, RCV Clock, XMIT SYNC or XMIT Clock and is not internally related to them.

#### XMIT SYNC, Pin 6 (Refer to Figure 2 for the Timing Diagram)

This input is synchronized with XMIT Clock. When XMIT SYNC goes HIGH, the Digital Output is activated and the A/D conversion begins on the next positive edge of Master Clock. The conversion by Master Clock can be asynchronous with XMIT Clock. The serial output data is clocked out by the positive edges of XMIT Clock. The negative edge of XMIT SYNC causes the Digital Output to become 3-state. XMIT SYNC must go LOW for at least 1 Master Clock prior to the transmission of the next digital word. (Refer to Figure 10.)

#### XMIT Clock, Pin 7 (Refer to Figure 2 for the Timing Diagram)

The on-chip 8-bit output shift register of the 5116 is unloaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for XMIT Clock. The positive edge of the internal clock transfers the data from the master to the slave of a master-slave flip-flop (refer to Figure 7). If the positive edge of XMIT SYNC occurs after the positive edge of XMIT Clock, XMIT SYNC will determine when the first positive edge of the internal clock will occur. In this event, the hold time for the first clock pulse is measured from the positive edge of XMIT SYNC.

#### RCV SYNC, Pin 9 (Refer to Figure 3 for the Timing Diagram)

This input is synchronized with RCV Clock, and serial data is clocked in by RCV Clock. Duration of the RCV SYNC pulse is approximately eight RCV Clock periods. The conversion from digital-to-analog starts after the negative edge of RCV SYNC pulse (refer to Figure 6). The negative edge of RCV SYNC should occur before the 9th positive clock edge to insure that only eight bits are clocked in. RCV SYNC must stay LOW for 17 Master Clocks (minimum) before the next digital word is to be received (Refer to Figure 11).

#### RCV Clock, Pin 10 (Refer to Figure 3 for Timing Diagram)

The on-chip 8-bit shift register for the 5116 is loaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for RCV Clock. Valid data should be applied to the digital input before the positive edge of the internal clock (refer to Figure 7). This set-up time, trds, allows the data to be transferred into the Master of a master-slave flip-flop. The positive edge of the internal clock transfers the data to the slave of the master-slave flip-flop. A hold time, trdh, is required to complete this transfer. If the rising edge of RCV SYNC occurs after the first rising edge of RCV Clock, RCV SYNC will determine when the first positive edge of internal clock will occur. In this event, the set-up and hold times for the first clock pulse should be measured from the positive edge of RCV SYNC.

#### Digital Output, Pin 8

The 5116 output register stores the 8-bit encoded sample of the Analog Input. This 8-bit word is shifted out under control of XMIT SYNC and XMIT Clock. When XMIT SYNC is LOW, the Digital Output is an open circuit. When XMIT SYNC is HIGH, the state of the Digital Output is determined by the value of the output bit in the serial shift register. The output is composed of a sign bit, 3 chord bits, and 4 step bits. The sign bit indicates the polarity of the Analog Input while the chord and step bits indicate the magnitude. In the first chord, the step bit has a value of 0.6 mV. In the second chord, the step bit has a value of 1.2 mV. This doubling of the step value continues for each of the next six successive chords.

Each chord has a specific value and the step bits, 16 in each chord, specify the displacement from that value (refer to Table 1. Thus the output, which follows the  $\mu$ 255-Law, has resolution that is proportional to the input level rather than to full scale. This provides the resolution of a 12-bit a/d converter at low input levels and that of a 6-bit converter as the input approaches full scale. The transfer characteristic of the a/d converter ( $\mu$ 255-Law Encoder) is shown in Figure 8.

#### Digital Input, Pin 12

The 5116 input register accepts the 8-bit sample of an analog value and loads it under control of RCV SYNC and RCV Clock. The timing diagram is shown in Figure 3. When RCV SYNC goes HIGH, the 5116 uses RCV Clock to clock the serial data into its input register. RCV SYNC goes LOW to indicate the end of serial input data. The eight bits of the input data have the same functions described for the Digital Output. The transfer characteristic of the d/a converter ( $\mu$ 255-Law Decoder) is shown in Figure 9.

#### Analog Output, Pin 13

The Analog Output is in the form of voltage steps (100% duty cycle) having amplitude equal to the analog sample which was encoded. This waveform is then filtered with an external low-pass filter with (sin x)/x correction to recreate the sampled voice signal.

# Operation of Codec With 64 kHz XMIT/RCV Clock Frequencies

XMIT/RCV SYNC must not be allowed to remain at a logic "1" state. XMIT SYNC is required to be at a logic "0" state for one Master Clock period (minimum) before the next digital word is transmitted. RCV SYNC is required to be at a logic "0" state for 17 Master Clock periods (minimum) before the next digital word is received (refer to Figures 10 and 11).

#### Offset Null

The offset null feature of the 5116 eliminates long-term drift errors and conversion errors due to temperature changes by going through an offset adjustment cycle before every conversion, thus guaranteeing accurate a/d conversion for inputs near ground. There is no offset adjust of the output amplifier since the output is intended to be ac-coupled to the external filter and the resultant dc error (VOFFSET/O) will have no effect. The sign bit is not used to null the Analog Input. Therefore, for an Analog Input of O V, the sign bit will be stable.

Table 1 Digital Output Code for 5116

	Chord Code	Chord Value	Step Value
1.	000	0.0 mV	0.613 mV
2.	001	10.11 mV	1.226 mV
3.	010	30.3 mV	2.45 mV
4.	011	70.8 mV	4.90 mV
5.	100	151.7 mV	9.81 mV
6.	101	313 mV	19.61 mV
7.	110	637 mV	39.2 mV
8.	111	1.284 V	78.4 mV

#### Example:

1 011 0010 = +70.8 mV + (2 x 4.90 mV) Sign Bit Chord Step Bits

If the sign bit were a zero, then both plus signs would be changed to minus signs.

#### **Electrical Operating Characteristics**

#### **Power Supply Requirements**

Symbol	Characteristic	Min	Тур	Max	Unit
V+	Positive Supply Voltage	4.75	5.0	5.25	V
V-	Negative Supply Voltage	-5.25	-5.0	-4.75	٧
V _{REF} (+) Positive Reference Voltage (Note 1)		2.375	2.5	2.625	٧
V _{REF} (-)	Negative Reference Voltage (Note 1)	-2.625	-2.5	-2.375	V

**DC Characteristics**  $V+=5 \text{ V}, V-=-5 \text{ V}, V_{RFF}(+)=2.5 \text{ V}, V_{RFF}(-)=-2.5 \text{ V}.$ 

Symbol	Characteristic	Min	Тур	Max	Unit
RINAS	Analog Input Resistance During Sampling (Note 2)		2		kΩ
RINANS	Analog Input Resistance Non-Sampling		100		MΩ
CINA	Analog Input Capacitance		150	250	pF
V _{OFFSET/I}	ET/I Analog Input Offset Voltage		± 1	±8	mV
ROUTA	Analog Output Resistance		20	50	Ω
IOUTA	Analog Output Current	0.25	0.5		mA
V _{OFFSET/O}	Analog Output Offset Voltage		± 200	±850	mV
lıL	Logic Input LOW Current (V _{IN} = 0.8 V) Digital Input, Clock Input, SYNC Input (Note 3)		±0.1	± 10	μΑ
lıн	Logic Input HIGH Current (V _{IN} = 2.4 V) Digital Input, Clock Input, SYNC Input (Note 3)		-0.25	-0.8	mA
C _{DO}	Digital Output Capacitance		8	12	pF
IDOL	Digital Output Leakage Current		±0.1	± 10	μΑ
V _{OL}	Digital Output LOW Voltage (Note 4)			0.4	V
VoH	Digital Output HIGH Voltage (Note 4)	3.9			V
I+	Positive Supply Current		4	10	mA
I-	Negative Supply Current		2	6	mA
I _{REF+}	Positive Reference Current		4	20	μΑ
I _{REF}	Negative Reference Current		4	20	μА

#### AC Characteristics Refer to Figures 2 and 3.

Symbol	Characteristic	Min	Тур	Max	Unit
f _m	Master Clock Frequency	1.5	1.544	2.1	MHz
f _{r,} f _x	RCV, XMIT Clock Frequency	0.064	1.544	2.1	MHz
PW _{clk}	Clock Pulse Width (MASTER, XMIT, RCV)	200			ns
t _{rc,} t _{fc}	Clock Rise, Fall Time (MASTER, XMIT, RCV			25% of PW _{clk}	ns
rs, tfs	SYNC Rise, Fall Time (XMIT, RCV)			25% of PW _{clk}	ns
Dir, ^t Dif	Data Input Rise, Fall Time			25% of PW _{clk}	ns
l _{wsx,} t _{wsr}	SYNC Pulse Width (XMIT, RCV)		$\frac{8}{f_X(f_r)}$		μs
ps	SYNC Pulse Period (XMIT,RCV)		125		μS
xcs	XMIT Clock-to-XMIT SYNC Delay (Note 5)	50% of tfc(trs)			ns
t _{xcsn}	XMIT Clock-to-XMIT SYNC	200			ns
	(Negative Edge) Delay	200			""
t _{xss}	XMIT SYNC Set-Up Time	200			ns
txdd	XMIT Data Delay (Note 4)	0		200	ns
xdp	XMIT DATA Present (Note 4)	0		200	ns
txdt	XMIT Data Three State (Note 4)			150	ns
dof	Digital Output Fall Time (Note 4)		50		ns
t _{dor}	Digital Output Rise Time (Note 4)		50		ns
t _{src}	RCV SYNC-to-RCV Clock Delay (Note 5)	50% t _{rc} (t _{fs} )			ns
t _{rds}	RCV Data Set-Up Time (Note 6)	50			ns
t _{rdh}	RCV Data Hold Time (Note 6)	200			ns
t _{rcs}	RCV Clock-to-RCV SYNC Delay	200			ns
t _{rss}	RCV SYNC Set-Up Time (Note 6)	200			ns
t _{sao}	RCV SYNC-to-Analog Output Delay		7		μs
Slew+	Analog Output Positive Slew Rate		1		V/μs
Slew-	Analog Output Negative Slew Rate		1		V/μs
Droop	Analog Output Droop Rate		25		μV/μs

#### Notes

- 1.  $\pm V_{REF}$  and  $\pm V_{REF}$  must be matched within  $\pm$  1% in order to meet system requirements.
- 2. Sampling is accomplished by charging the internal capacitor to within 1/2 LSB ( $\leq 300~\mu\text{V})$  in 20  $\mu\text{s}$ . Therefore, the external source resistance must be 3 k $\Omega$  or less. The equivalent circuit during sampling is shown in Figure 1.
- 3. The 5116 will source current through an internal 6  $k\Omega$  resistor to help pull up the TTL output. When a transition from a
- "1" to a "0" takes place, the user must sink the "1" current until reaching the "0" level.
- 4. Driving one 74L or 74LS TTL load plus 30 pF with  $I_{OH}$  =  $-100~\mu\text{A}$ ,  $I_{OL}$  =  $500~\mu\text{A}$ .
- 5. This delay is necessary to avoid overlapping Clock and SYNC.
- 6. The first bit of data is loaded when SYNC and Clock are both "1" during bit time 1 as shown on RCV timing diagram.

System Characteristics Refer to Figures 4 and 5

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
S/D	Signal-to-Distortion	35 29 24	39 34 29		dB dB dB	Analog Input = 0 to -30 dBmO Analog Input = -40 dBmO Analog Input = -45 dBmO
GT	Gain Tracking		±0.1 ±0.1 ±0.2	±0.4 ±0.8 ±2.5	dB dB dB	Analog Input = +3 to -37 dBmO Analog Input = -37 to -50 dBmO Analog Input = -50 to -55 dBmO
NIC	Idle Channel Noise		10	18	dBrnC0	Analog Input = 0 V
TLP	Transmission Level Point		+4		dB	600 Ω

Fig. 1 Equivalent Circuit During Sampling




Fig. 2 Transmitter Section Timing




Fig. 3 Receiver Section Timing




Fig. 4 S/D Ratio vs Input Level




Fig. 5 Gain Tracking Performance




Fig. 6 A/D, D/A Conversion Timing





Fig. 7 Data Input/Output Timing






Fig. 8 A/D Converter (μ255-Law Encoder)
Transfer Characteristic for 5116




Fig. 9 D/A Converter (μ255-Law Decoder)
Transfer Characteristic for 5116




Fig. 10 64 kHz Operation, Transmitter Section Timing





Fig. 11 64 kHz Operation, Receiver Section Timing



All rise and fall times are measured from 0.4 V and 2.4 V. All delay times are measured from 1.4 V.

#### **Performance Evaluation**

The equipment connections shown in Figure 12 can be used to evaluate the performance of the 5116. An analog signal provided by the HP3551A Transmission Test Set is connected to the Analog Input (Pin 1) of the 5116. The Digital Output of the codec is tied back to the Digital Input and the Analog Output is fed through a low-pass filter to the HP3551A. Remaining pins of the 5116 are connected as follows:


- 1. RCV SYNC is tied to XMIT SYNC.
- 2. XMIT Clock is tied to Master Clock. The signal is inverted and tied to RCV Clock.

The following timing signals are required:

- 1. Master Clock = 2.048 MHz
- 2. XMIT SYNC repetition rate = 8 kHz
- 3. XMIT SYNC width = 8 XMIT Clock periods

When all the above requirements are met, the set-up of Figure 12 permits the measurement of synchronous system performance over a wide range of Analog Inputs. The data register and ideal decoder provide a means of checking the encoder portion of the 5116 independently of the decoder section. To test the system in the asynchronous mode, Master Clock should be separated from XMIT Clock, and Master Clock should be separated from RCV Clock. XMIT Clock and RCV Clock are separated also.

Fig. 12 System Characteristics Test Configuration



The ideal decoder consists of a digital decompander and a 13-bit precision DAC



A Schlumberger Company

# $\mu$ A5151 $\mu$ 255-Law Companding Codec

**Telecommunications Products** 


#### Description

The 5151 is a monolithic CMOS Companding Codec which contains two sections: (1) an analog-to-digital converter which has a transfer characteristic conforming to the standard  $\mu$ 255 companding Law, and (2) a digital-to-analog converter which also conforms to the  $\mu$ 255 companding Law.

These two sections form a coder-decoder which is designed to meet the needs of the telecommunications industry for per-channel voice-frequency codecs used in D3 Channel Bank and PBX systems. Digital input and output are in serial format. Actual transmission and reception of 8-bit data words containing the analog information is done at a 64 kb/s to 2.1 Mb/s rate with analog signal sampling occurring at an 8 kHz rate. A SYNC pulse input is provided for synchronizing transmission and reception of multichannel information being multiplexed over a single transmission line.

- **EXCEEDS D3 CHANNEL BANK SPECIFICATIONS**
- LOW POWER DISSIPATION 30 mW TYPICAL
- SYNCHRONOUS/ASYNCHRONOUS OPERATION
- ON-CHIP S/H CIRCUIT
- **ON-CHIP OFFSET NULL CIRCUIT**
- SEPARATE ANALOG AND DIGITAL GROUNDS
- 64 kb/s TO 2.1 Mb/s SERIAL DATA RATE
- **ZERO CODE SUPPRESSION**
- ±5 V POWER SUPPLY OPERATION


### Connection Diagram 24-Pin DIP



#### **Order Information**

Type	Package	Code	Part No.
μA 5151	Ceramic DIP	7L	μA5151DC
μA 5151	Ceramic DIP		
•	(Side Brazed)	7R	μA5151JC

#### **Block Diagram**



Pins 15, 16, and 24 = not connected.

#### Absolute Maximum Ratings (Note)

Supply Voltage (V+) +6 V Supply Voltage (V-) -6 V

Analog Input Range  $V- \leq V_{IN} \leq V+$ Digital Input Range  $-0.5 \text{ V} \leq \text{V}_{\text{IN}} \leq \text{V} +$ 

Reference Voltage

V_{REF}(+)  $-0.5 \text{ V} \leq \text{V}_{REF}(+) \leq \text{V}+$ Reference Voltage

V_{REF}(-)

 $V- \leq V_{REF}(-) \leq 0.5 V$ **Operating Temperature** 

0°C to 70°C

Range

Storage Temperature

Range -55°C to +125°C

Pin Temperature

(Soldering, 10 s) 260°C

#### Note

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

#### Functional Description (Refer to Block Diagram)

#### Positive and Negative Reference Voltages $(V_{REF}(+) \text{ and } V_{REF}(-) \text{ Pins 19 and 18})$

These inputs provide the conversion references for the digital-to-analog converters in the 5151. VRFF(+) and VREF(-) must maintain 100 ppM/°C regulation over the operating temperature range. Variation of the reference directly affects system gain.

#### Analog Input, Pin 20

Voice-frequency analog signals which are bandwidthlimited to 4 kHz are input at this pin. Typically, they are then sampled at an 8 kHz rate (Refer to Figure 6). The analog input must remain between VRFF(+) and V_{REF}(-) for accurate conversion.

#### Master Clock, Pin 22

This signal provides the basic timing and control signals required for all internal conversions. It does not have to be synchronized with RCV SYNC, RCV Clock, XMIT SYNC or XMIT Clock and is not internally related to them.

#### XMIT SYNC, Pin 23 (Refer to Figure 2 for the Timing Diagram)

This input is synchronized with XMIT Clock. When XMIT SYNC goes HIGH, the digital output is activated and the a/d conversion begins on the next positive edge of Master clock. The conversion by Master Clock can be asynchronous with XMIT Clock. The serial output data is clocked out by the positive edges of XMIT Clock. The negative edge of XMIT SYNC causes the digital output to become 3-state, XMIT SYNC must go LOW for at least 1 master clock prior to the transmission of the next digital word. (Refer to Figure 10.)

#### XMIT Clock, Pin 2 (Refer to Figure 2 for the Timing Diagram)

The on-chip 8-bit output shift register of the 5151 is unloaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for XMIT Clock. The positive edge of the Internal Clock transfers the data from the master to the slave of a master-slave flip-flop (refer to Figure 7). If the positive edge of XMIT SYNC occurs after the positive edge of

XMIT Clock, XMIT SYNC will determine when the first positive edge of the Internal Clock will occur. In this event, the hold time for the first clock pulse is measured from the positive edge of XMIT SYNC.

#### RCV/SYNC, Pin 6 (Refer to Figure 3 for the Timing Diagram)

This input is synchronized with RCV Clock, and serial data is clocked in by RCV Clock. Duration of the RCV SYNC pulse is approximately eight RCV Clock periods. The conversion from digital-to-analog starts after the negative edge of RCV SYNC pulse (refer to Figure 6). The negative edge of RCV SYNC should occur before the 9th positive clock edge to insure that only eight bits are clocked in. RCV SYNC must stay LOW for 17 Master clocks (minimum) before the next digital word is to be received. (refer to Figure 11)

#### RCV Clock, Pin 7 (Refer to Figure 3 for Timing Diagram)

The on-chip 8-bit shift register for the 5151 is loaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for RCV Clock. Valid data should be applied to the Digital Input before the positive edge of the internal clock (refer to Figure 7). This set-up time, t_{rds}, allows the data to be transferred into the master of a master-slave flip-flop. The positive edge of the Internal Clock transfers the data to the slave of the master-slave flip-flop. A hold time, trdh, is required to complete this transfer. If the rising edge of RCV SYNC occurs after the first rising edge of RCV Clock, RCV SYNC will determine when the first positive edge of Internal Clock will occur. In this event, the set-up and hold times for the first clock pulse should be measured from the positive edge of RCV SYNC.

#### Digital Output, Pin 1

The 5151 output register stores the 8-bit encoded sample of the analog input. This 8-bit word is shifted out under control of XMIT SYNC and XMIT Clock. When XMIT SYNC is LOW, the Digital Output is an open circuit. When XMIT SYNC is HIGH, the state of the Digital Output is determined by the value of the output bit in the serial shift register. The output is composed of a sign bit, 3 chord bits, and 4 step bits. The sign bit indicates the polarity of the Analog

Input while the chord and step bits indicate the magnitude. In the first chord, the step bit has a value of 0.6 mV. In the second chord, the step bit has a value of 1.2 mV. This doubling of the step value continues for each of the six successive chords.

Each chord has a specific value and the step bits, 16 in each chord, specify the displacement from that value (refer to Table 1). Thus the output, which follows the  $\mu$ 255-Law, has resolution that is proportional to the input level rather than to full scale. This provides the resolution of a 12-bit a/d converter at low input levels and that of a 6-bit converter as the input approaches full scale. The transfer characteristic of the a/d converter ( $\mu$ -Law Encoder) is shown in Figure 8.

#### Digital Input, Pin 11

The 5151 input register accepts the 8-bit sample of an analog value and loads it under control of RCV SYNC and RCV Clock. The timing diagram is shown in Figure 3. When RCV SYNC goes HIGH, the 5151 uses RCV Clock to clock the serial data into its input register. RCV SYNC goes LOW to indicate the end of serial input data. The eight bits of the input data have the same functions described for the Serial Output. The transfer characteristic of the d/a converter (µ-Law Decoder) is shown in Figure 9.

#### Analog Output, Pin 14

The Analog Output is in the form of voltage steps (100% duty cycle) having amplitude equal to the analog sample which was encoded. This waveform is then filtered with an external low-pass filter with (sin x)/x correction to recreate the sampled voice signal. When the 8th bit of the word is a signalling bit, it is assigned a value of 1/2 step. This results in a lower system quantization error rate than would result if the bit were arbitrarily set to 0 (no step) or, 1 (full step).

# Operation of Codec With 64 kHz XMIT/RCV Clock Frequencies

XMIT/RCV SYNC must not be allowed to remain at a logic "1" state. XMIT SYNC is required to be at a logic "0" state for 1 master clock period (minimum) before the next digital word is transmitted. RCV SYNC is required to be at a logic "0" state for 17 master clock periods (minimum) before the next digital word is received (refer to Figures 10 and 11).

#### A/B Signal In, Pins 4 and 5

These two pins allow insertion of signalling information into the transmitted data stream. The inserted information occurs as the 8th bit (LSB) in the transmitted word. A positive transition occurring on A/B SEL (XMIT) selects A Signal In while a negative transition selects B Signal In.

#### A/B Signal Out, Pins 9 and 10

These two pins are provided to output received signalling information. A positive transition on A/B SEL

(RCV) routes the signal bit to A Signal Out while a negative transition routes the signal bit (bit 8) to B Signal Out. Refer to *Figure 12*.

#### A/B SEL (RCV), Pin 8

This input routes the signalling bit, bit 8, either to A Signal Out or to B Signal Out as described in the A/B Signal Out paragraph above, and should be changed only at the start of the 6th and 12th frames as shown in Figure 13.

#### A/B SEL (XMIT), Pin 3

This input selects either A Signal In or B Signal In as described in the A/B Signal In paragraph above, and should be changed only at the start of the 6th and 12th frames as shown Figure 13.

#### Offset Null

The offset null feature of the 5151 eliminates long-term drift errors and conversion errors due to temperature changes by going through an offset adjustment cycle before every conversion, thus guaranteeing accurate a/d conversion for inputs near ground. There is no offset adjust of the output amplifier. Since the output is intended to be ac-coupled to the external filter, the resultant dc error (VOFFSET/O) will have no effect. The sign bit is not used to null the Analog Input. Therefore, for an Analog Input of O V, the sign bit will be stable.

Table 1 Digital Output Code: μ-Law

ord Code	Chord Value	Step Value
		<u> </u>
		0.613 mV
110	10.11 mV	1.226 mV
101	30.3 mV	2.45 mV
100	70.8 mV	4.90 mV
011	151.7 mV	9.81 mV
010	313 mV	19.61 mV
001	637 mV	39.2 mV
000	1.284 V	78.4 mV
	100 011 010 001	111 0.0 mV 110 10.11 mV 101 30.3 mV 100 70.8 mV 011 151.7 mV 010 313 mV 001 637 mV

#### Example:

1 100 1101 = +70.8 mV + (2 x 4.90 mV) Sign Bit Chord Step Bits

If the sign bit were a zero, then both plus signs would be changed to minus signs.

#### **Electrical Operating Characteristics**

#### **Power Supply Requirements**

Symbol	Characteristic	Min	Тур	Max	Unit
V+	Positive Supply Voltage	4.75	5.0	5.25	٧
V-	Negative Supply Voltage	-5.25	-5.0	-4.75	٧
V _{REF} (+) Positive Reference Voltage (Note 1)		2.375	2.5	2.625	٧
V _{REF} (-)	Negative Reference Voltage (Note 1)	-2.625	-2.5	-2.375	٧

**DC Characteristics**  $V+ = 5.0 \text{ V}, V- = -5.0 \text{ V}, V_{RFF}(+) = 2.5 \text{ V}, V_{RFF}(-) = -2.5 \text{ V}.$ 

Symbol	Characteristic	Min	Тур	Max	Unit
RINAS	Analog Input Resistance During Sampling (Note 2)		2		kΩ
RINANS	Analog Input Resistance Non-Sampling		100		МΩ
CINA	Analog Input Capacitance		150	250	pF
V _{OFFSET/I}	Analog Input Offset Voltage		± 1	±8	mV
ROUTA	Analog Output Resistance		20	50	Ω
IOUTA	Analog Output Current	0.25	0.5		mA
V _{OFFSET/O}	Analog Output Offset Voltage		±200	±850	mV
l _{IL}	Logic Input LOW Current (V _{IN} = 0.8 V) Digital Input, Clock Input, SYNC Input (Note 3)		±0.1	± 10	μΑ
lн	Logic Input HIGH Current (V _{IN} = 2.4 V) Digital Input, Clock Input, SYNC Input (Note 3)		-0.25	-0.8	mA
C _{DO}	Digital Output Capacitance		8	12	pF
IDOL	Digital Output Leakage Current		±0.1	± 10	μΑ
V _{OL}	Digital Output LOW Voltage (Note 4)			0.4	V
VoH	Digital Output HIGH Voltage (Note 4)	3.9			V
I+	Positive Supply Current		4	10	mA
<del> </del>	Negative Supply Current		2	6	mA
I _{REF+}	Positive Reference Current		4	20	μΑ
I _{REF} -	Negative Reference Current		4	20	μΑ

#### AC Characteristics Refer to Figures 2 and 3.

Symbol	Characteristic	Min	Тур	Max	Unit
fm	Master Clock Frequency	1.5	1.544	2.1	MHz
f _{r.} f _x	RCV, XMIT Clock Frequency	0.064	1.544	2.1	MHz
PWclk	Clock Pulse Width (MASTER, XMIT, RCV)	200			ns
t _{rc,} t _{fc}	Clock Rise, Fall Time (MASTER, XMIT, RCV)			25% of PW _{clk}	ns
t _{rs,} t _{fs}	SYNC Rise, Fall Time (XMIT, RCV)			25% of PW _{clk}	ns
t _{dir,} t _{dif}	t _{dif} Digital Input Rise, Fall Time			25% of PW _{clk}	ns
t _{wsx,} t _{wsr}	SYNC Pulse Width (XMIT RCV)		$\frac{8}{f_X(f_r)}$		μs
tps	SYNC Pulse Period (XMIT,RCV)	125			μs
t _{xcs}	XMIT Clock-to-XMIT SYNC Delay (Note 5)	50% of t _{fc} (t _{rs} )			ns
t _{xcsn}	XMIT Clock-to-XMIT SYNC	200			ns
	(Negative Edge) Delay	200			
t _{xss}	XMIT SYNC Set-Up Time	200			ns
t _{xdd}	XMIT Data Delay (Note 4)	0		200	ns
t _{xdp}	XMIT DATA Present (Note 4)	0		200	ns
t _{xdt}	XMIT Data Three State (Note 4)			150	ns
t _{dof}	Digital Output Fall Time (Note 4)		50		ns
t _{dor}	Digital Output Rise Time (Note 4)		50		ns
t _{src}	RCV SYNC-to-RCV Clock Delay (Note 5)	50% of t _{rc} (t _{fs} )			ns
t _{rds}	RCV Data Set-Up Time (Note 6)	50			ns
t _{rdh}	RCV Data Hold Time (Note 6)	200			ns
t _{rcs}	RCV Clock-to-RCV SYNC Delay	200			ns
t _{rss}	RCV SYNC Set-Up Time (Note 6)	200			ns
t _{sao}	RCV SYNC-to-Analog Output Delay		7		μs
t _A /BI	A/B Signalling Input Set-Up Time			200	ns
tA/B SH	A/B Select Hold Time	200			ns
tA/BSS	A/B Select Setup Time	400			ns
t _A /BO	A/B Signalling Output Delay		200	300	ns
Slew+	Analog Output Positive Slew Rate		1		V/μs
Slew-	Analog Output Negative Slew Rate		1		V/μs
Droop	Analog Output Droop Rate		25		μV/μs

#### Notes

- 1.  $\pm V_{REF}$  and  $\pm V_{REF}$  must be matched within  $\pm$  1% in order to meet system requirements.
- 2. Sampling is accomplished by charging the internal capacitor to within 1/2 LSB ( $\leq 300~\mu\text{V}$ ) in 20  $\mu\text{s}$ . Therefore, the external source resistance must be 3 k $\Omega$  or less. The equivalent circuit during sampling is shown in Figure 1.
- 3. The 5156 will source current through an internal 6 k $\Omega$  resistor to help pull up the TTL output. When a transition from "1" to "0"

takes place, the user must sink the "1" current until reaching the "0" level.

- 4. Driving one 74L or 74LS TTL load plus 30 pF with  $I_{\mbox{OH}}$  =  $-100~\mu\mbox{A}$ ,  $I_{\mbox{OL}}$  =  $500~\mu\mbox{A}$ .
- 5. This delay is necessary to avoid overlapping Clock and SYNC.
- The first bit of data is loaded when SYNC and Clock are both "1" during bit time 1 as shown on RCV timing diagram.

System Characteristics Refer to Figures 4 and 5.

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
S/D	Signal-to-Distortion	35 29 24	39 34 29		dB dB dB	Analog Input = 0 to -30 dBmO Analog Input = -40 dBmO Analog Input = -45 dBmO
GT	Gain Tracking		± 0.1	±0.4	dB	Analog Input = +3 to -37 dBmO
			± 0.1	±0.8	dB	Analog Input = -37 to -50 dBmO
			±0.2	± 2.5	dB	Analog Input = -50 to -55 dBmO
NIC	Idle Channel Noise		10	18	dBrnC0	Analog Input = 0 V
TLP	Transmission Level Point		+4		dB	600 Ω

Fig. 1 Equivalent Circuit During Sampling






Fig. 2 Transmitter Section Timing



#### Note

Fig. 3 Receiver Section Timing



Note

Fig. 4 S/D Ratio vs Input Level





Fig. 5 Gain Tracking Performance



8

Fig. 6 A/D, D/A Conversion Timing





Fig. 7 Data Input/Output Timing








Fig. 8 A/D Converter (μ-Law Encoder)
Transfer Characteristic




Signalling = 1.XX = 01 Signalling = 0.XX = 10 No Signalling, XX = 10

Fig. 9 D/A Converter (μ-Law Decoder) Transfer Characteristic



Signalling = 1.XX = 01 Signalling = 0.XX = 10 No Signalling = XX = 10

Fig. 10 64 kHz Operation, Transmitter Section Timing



#### Note

Fig. 11 64 kHz Operation, Receiver Section Timing





Fig. 12 A/B Select Timing







Fig. 13 Signalling Timing Requirements for Performance Evaluation



#### **Performance Evaluation**

The equipment connections shown in *Figure 14* can be used to evaluate the performance of the 5151. An Analog signal provided by the HP3551A Transmission Test Set is connected to the Analog Input (Pin 20) of the 5151. The Digital Output of the codec is tied back to the Digital Input, and the Analog Output is fed through a low-pass filter to the HP3551A. Remaining pins of the 5151 are connected as follows:

1. A/B SEL (RCV) is tied to A/B SEL (XMIT).

- 2. RCV SYNC is tied to XMIT SYNC.
- 3. XMIT Clock is tied to Master Clock. The signal is inverted and tied to RCV Clock.

The following timing signals are required:


- 1. Master Clock = 1.544 MHz
- 2. XMIT SYNC repetition rate = 8 kHz
- 3. XMIT SYNC width = 8 Master Clock periods

Additional timing signals are shown in Figure 13.

When all the above requirements are met, the set-up of Figure 14 permits the measurement of synchronous system performance over a wide range of Analog Inputs. The data register and ideal decoder provide a means of checking the encoder portion of the 5151 independently of the decoder section. To test the system in the asynchronous mode, Master Clock should be separated from XMIT Clock and from RCV Clock; XMIT Clock and RCV Clock are separated also.

Some experimental results obtained with the 5151 are shown in *Figures 4* and 5. In each case, both the measured results and the corresponding D3 Channel Bank specifications are shown. The 5151 exceeds the requirements for Signal-to-Distortion ratio (*Figure 4*) and for Gain Tracking (*Figure 5*).

Fig. 14 System Characteristics Test Configuration



#### Note

The ideal decoder consists of a digital decompander and a 13-bit precision DAC.



A Schlumberger Company

### μA5156 A-Law Companding Codec

**Telecommunication Products** 


#### **Description**

The 5156 is a monolithic CMOS Companding Codec which contains two sections: (1) an analog-to-digital converter which has a transfer characteristic conforming to the standard A-Law companding code, and (2) a digital-to-analog converter which also conforms to the A-Law code.

These two sections form a coder-decoder which is designed to meet the needs of the telecommunications industry for per-channel voice-frequency codecs used in PCM systems. Digital input and output are in serial format. Actual transmission and reception of 8-bit data words containing the analog information is done at a 64 kb/s to 2.1 Mb/s rate with analog signal sampling occurring at an 8 kHz rate. A SYNC pulse input is provided for synchronizing transmission and reception of multi-channel information being multiplexed over a single transmission line.

- EXCEEDS CCITT SPECIFICATIONS
- **EVEN-ORDER BIT INVERSION DATA FORMAT**
- LOW POWER DISSIPATION 30 mW TYPICAL
- SYNCHRONOUS/ASYNCHRONOUS OPERATION
- ON-CHIP S/H CIRCUIT
- ON-CHIP OFFSET NULL CIRCUIT
- SEPARATE ANALOG AND DIGITAL GROUNDS
- 64 kb/s TO 2.1 Mb/s SERIAL DATA RATE
- ±5 V POWER SUPPLY OPERATION

### Connection Diagram 16-Pin DIP




(Top View)

#### Order Information

Туре	Package	Code	Part No.
μA.5156	Ceramic DIP	FW	μ <b>A</b> 5156 DC
μA5156	Ceramic DIP		
	(O) d - D 1	ED.	A E 1 E C 1 C

(Side Brazed) FB μA5156 JC

#### **Block Diagram**



Pin 4 = not connected

#### **Absolute Maximum Ratings (Note)**

Supply Voltage (V+) +6 V Supply Voltage (V-) -6 V

Analog Input Range  $V- \le V_{IN} \le V+$ Digital Input Range  $-0.5 \ V \le V_{IN} \le V+$ 

Reference Voltage

V_{REF}(+) Reference Voltage

V_{REF}(-)

**Operating Temperature** 

Range Storage Temperature Range

Pin Temperature (Soldering, 10 s)

 $-0.5 \text{ V} \leq \text{V}_{REF}(+) \leq \text{V}+$ 

 $V- \leq V_{\mathsf{REF}}(-) \leq 0.5 \; \mathsf{V}$ 

0°C to 70°C

-55°C to +125°C

260°C

#### Note

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Standard CMOS handling procedures should be employed to avoid possible damage to device.

#### Functional Description (Refer to Block Diagram)

#### **Positive and Negative Reference Voltages**

(V_{REF}(+) and V_{REF}(-) Pins 16 and 15) These inputs provide the conversion references for the digital-to-analog converters in the 5156. V_{REF}(+) and V_{REF}(-) must maintain 100 ppM/°C regulation over the operating temperature range. Variation of the reference directly affects system gain.

#### Analog Input, Pin 1

Voice-frequency analog signals which are bandwidth-limited to 4 kHz are input at this pin. Typically, they are then sampled at an 8 kHz rate (Refer to *Figure 6*). The analog input must remain between  $V_{REF}(+)$  and  $V_{REF}(-)$  for accurate conversion.

#### Master Clock, Pin 5

This signal provides the basic timing and control signals required for all internal conversions. It does not have to be synchronized with RCV SYNC, RCV Clock, XMIT SYNC or XMIT Clock and is not internally related to them.

## XMIT SYNC, Pin 6 (Refer to Figure 2 for the Timing Diagram)

This input is synchronized with XMIT Clock. When XMIT SYNC goes HIGH, the digital output is activated and the A/D conversion begins on the next positive edge of Master Clock. The conversion by Master Clock can be asynchronous with XMIT Clock. The serial output data is clocked out by the positive edges of XMIT Clock. The negative edge of XMIT SYNC causes the digital output to become 3-state. XMIT SYNC must go LOW for at least 1 master clock prior to the transmission of the next digital word. (Refer to Figure 10.)

## XMIT Clock, Pin 7 (Refer to Figure 2 for the Timing Diagram)

The on-chip 8-bit output shift register of the 5156 is unloaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for XMIT Clock. The positive edge of the Internal Clock transfers the data from the master to the slave of a master-slave flip-flop (refer to Figure 7). If the positive edge of XMIT SYNC occurs after the positive edge of

XMIT Clock, XMIT SYNC will determine when the first positive edge of the Internal Clock will occur. In this event, the hold time for the first clock pulse is measured from the positive edge of XMIT SYNC.

## RCV SYNC, Pin 9 (Refer to Figure 3 for the Timing Diagram)

This input is synchronized with RCV Clock, and serial data is clocked in by RCV Clock. Duration of the RCV SYNC pulse is approximately eight RCV Clock periods. The conversion from digital-to-analog starts after the negative edge of RCV SYNC pulse (refer to Figure 6). The negative edge of RCV SYNC should occur before the 9th positive clock edge to insure that only eight bits are clocked in. RCV SYNC must stay LOW for 17 Master Clocks (minimum) before the next digital word is to be received. (refer to Figure 11).

## RCV Clock, Pin 10 (Refer to Figure 3 for Timing Diagram)

The on-chip 8-bit shift register for the 5156 is loaded at the clock rate present on this pin. Clock rates of 64 kHz to 2.1 MHz can be used for RCV Clock. Valid data should be applied to the digital input before the positive edge of the internal clock (refer to Figure 7). This set-up time, trds, allows the data to be transferred into the master of a master-slave flip-flop. The positive edge of the Internal Clock transfers the data to the slave of the master-slave flip-flop. A hold time, trdh, is required to complete this transfer. If the rising edge of RCV SYNC occurs after the first rising edge of RCV Clock, RCV SYNC will determine when the first positive edge of Internal Clock will occur. In this event, the set-up and hold times for the first clock pulse should be measured from the positive edge of RCV SYNC.

#### Digital Output, Pin 8

The 5156 output register stores the 8-bit encoded sample of the analog input. This 8-bit word is shifted out under control of XMIT SYNC and XMIT Clock. When XMIT SYNC is LOW, the Digital Output is an open circuit. When XMIT SYNC is HIGH, the state of the Digital Output is determined by the value of the output bit in the serial shift register. The output is composed of a sign bit, 3 chord bits, and 4 step bits. The sign bit indicates the polarity of the Analog Input

while the chord and step bits indicate the magnitude. In the first two chords, the step bit has a value of 1.2 mV. In the third chord, the step bit has a value of 2.4 mV. This doubling of the step value continues for each of the five successive chords.

Each chord has a specific value and the step bits, 16 in each chord, specify the displacement from that value (refer to *Table 1*). Thus the output, which follows the A-Law, has resolution that is proportional to the input level rather than to full scale. This provides the resolution of a 12-bit a/d converter at low input levels and that of a 6-bit converter as the input approaches full scale. The transfer characteristic of the a/d converter (A-Law Encoder) is shown in *Figure 8*.

#### Digital Input, Pin 12

The 5156 input register accepts the 8-bit encoded analog value and loads it under control of RCV SYNC and RCV Clock. The timing diagram is shown in Figure 3. When RCV SYNC goes HIGH, the 5156 uses RCV Clock to clock the serial data into its input register. RCV SYNC goes LOW to indicate the end of serial input data. The eight bits of the input data have the same functions described for the Digital Output. The transfer characteristic of the d/a converter (A-Law Decoder) is shown in Figure 9.

#### Analog Output, Pin 13

The Analog Output is in the form of voltage steps (100% duty cycle) having amplitude equal to the analog sample which was encoded. This waveform is then filtered with an external low-pass filter with ( $\sin x$ )/x correction to recreate the sampled voice signal.

## Operation of Codec With 64 kHz XMIT/RCV Clock Frequencies

XMIT/RCV SYNC must not be allowed to remain at a logic "1" state. XMIT SYNC is required to be at a logic "0" state for 1 master clock period (minimum) before the next digital word is transmitted. RCV SYNC is required to be at a logic "0" state for 17 master clock periods (minimum) before the next digital word is received (refer to Figures 10 and 11).

#### Offset Null

The offset null feature of the 5156 eliminates long-term drift errors and conversion errors due to temperature changes by going through an offset adjustment cycle before every conversion, thus guaranteeing accurate a/d conversion for inputs near ground. There is no offset adjust of the output amplifier. Since the output is intended to be ac-coupled to the external filter, the resultant dc error (VOFFSET/O) will have no effect. The sign bit is not used to null the Analog Input. Therefore, for an Analog Input of 0 V, the sign bit will be stable.

#### Table 1 Digital Output Code: A-Law

	Chord Code	Chord Value	Step Value
1.	101	0.0 mV	1.221 mV
2.	100	20.1 mV	1.221 mV
3.	111	40.3 mV	2.44 mV
4.	110	80.6 mV	4.88 mV
5.	001	161.1 mV	9.77 mV
6.	000	332 mV	19.53 mV
7.	011	645 mV	39.1 mV
8.	010	1.289 V	78.1 mV

#### Example:

1 110 0111 = +80.6 mV + (2 x 4.88 mV) Sign Bit Chord Step Bits

If the sign bit were zero, then both plus signs would be changed to minus signs.

#### **Electrical Operating Characteristics**

#### **Power Supply Requirements**

Symbol	Characteristic	Min	Тур	Max	Unit
V+	Positive Supply Voltage	4.75	5.0	5.25	V
V-	Negative Supply Voltage	-5.25	-5.0	-4.75	V
V _{REF} (+)	Positive Reference Voltage (Note 1)	2.375	2.5	2.625	V
V _{REF} (¬)	Negative Reference Voltage (Note 1)	-2.625	-2.5	-2.375	V

DC Characteristics V + = 5.0 V, V - = -5.0 V,  $V_{\text{RFF}}(+) = 2.5 \text{ V}$ ,  $V_{\text{RFF}}(-) = -2.5 \text{ V}$ .

Symbol	Characteristic	Min	Тур	Max	Unit
RINAS	Analog Input Resistance During Sampling (Note 2)		2		kΩ
RINANS	Analog Input Resistance Non-Sampling		100		ΜΩ
CINA	Analog Input Capacitance		150	250	ρF
V _{OFFSET/I}	Analog Input Offset Voltage		± 1	±8	mV
ROUTA	Analog Output Resistance		20	50	Ω
IOUTA	Analog Output Current	0.25	0.5		mA
V _{OFFSET/O}	Analog Output Offset Voltage		± 200	±850	mV
IIL	Logic Input LOW Current (V _{IN} = 0.8 V) Digital Input, Clock Input, SYNC Input (Note 3)		±0.1	± 10	μΑ
lін	Logic Input HIGH Current (V _{IN} = 2.4 V) Digital Input, Clock Input, SYNC Input (Note 3)		-0.25	-0.8	mA
C _{DO}	Digital Output Capacitance		8	12	pF
IDOL	Digital Output Leakage Current		±0.1	± 10	μΑ
V _{OL}	Digital Output LOW Voltage (Note 4)			0.4	V
V _{OH}	Digital Output HIGH Voltage (Note 4)	3.9			V
I+	Positive Supply Current		4	10	mA
I-	Negative Supply Current		2	6	mA
I _{REF+}	Positive Reference Current		4	20	μА
I _{REF} -	Negative Reference Current		4	20	μА

#### AC Characteristics Refer to Figures 2 and 3.

Symbol	Characteristic	Min	Тур	Max	Unit
fm	Master Clock Frequency	1.5	2.048	2.1	MHz
f _{r,} f _x	RCV, XMIT Clock Frequency	0.064	2.048	2.1	MHz
PW _{clk}	Clock Pulse Width (MASTER, XMIT, RCV)	200			ns
t _{rc,} t _{fc}	Clock Rise, Fall Time (MASTER, XMIT, RCV)			25% of PW _{clk}	ns
t _{rs,} t _{fs}	SYNC Rise, Fall Time (XMIT, RCV)			25% of PW _{clk}	ns
t _{dir,} t _{dif}	Data Input Rise, Fall Time			25% of PW _{clk}	ns
t _{wsx,} t _{wsr}	SYNC Pulse Width (XMIT RCV)		$\frac{8}{f_X(f_r)}$		μs
t _{ps}	SYNC Pulse Period (XMIT RCV)		125		μs
t _{xcs}	XMIT Clock-to-XMIT SYNC Delay (Note 5)	50% of t _{fc} (t _{rs} )			ns
t _{xcsn}	XMIT Clock-to-XMIT SYNC (Negative Edge) Delay	200			ns
t _{xss}	XMIT SYNC Set-Up Time	200			ns
t _{xdd}	XMIT Data Delay (Note 4)	0		200	ns
t _{xdp}	XMIT Data Present (Note 4)	0		200	ns
t _{xdt}	XMIT Data Three State (Note 4)			150	ns
t _{dof}	Digital Output Fall Time (Note 4)		50		ns
t _{dor}	Digital Output Rise Time (Note 4)		50		ns
t _{src}	RCV SYNC-to-RCV Clock Delay (Note 5)	50% t _{rc} (t _{fs} )			ns
t _{rds}	RCV Data Set-Up Time (Note 6)	50			ns
t _{rdh}	RCV Data Hold Time (Note 6)	200			ns
t _{rcs}	RCV Clock-to-RCV SYNC Delay	200			ns
t _{rss}	RCV SYNC Set-Up Time (Note 6)	200			ns
t _{sao}	RCV SYNC-to-Analog Output Delay		7		μs
Slew+	Analog Output Positive Slew Rate		1		V/μs
Slew-	Analog Output Negative Slew Rate		1		V/μs
Droop	Analog Output Droop Rate		25		μV/μs

#### Notes

- 1.  $\pm V_{REF}$  and  $\pm V_{REF}$  must be matched within  $\pm$  1% in order to meet system requirements.
- 2. Sampling is accomplished by charging the internal capacitor to within 1/2 LSB ( $\leq$  300  $\mu$ V) in 20  $\mu$ s. Therefore, the external source resistance must be 3 k $\Omega$  or less. The equivalent circuit during sampling is shown in *Figure 1*.
- 3. The 5156 will source current through an internal 6 k $\Omega$  resistor to help pull up the TTL output. When a transition from "1" to "0"
- takes place, the user must sink the "1" current until reaching the "0" level.
- 4. Driving one 74L or 74LS TTL load plus 30 pF with  $I_{OH}$  = -100  $\mu$ A,  $I_{OL}$  = 500  $\mu$ A.
- 5. This delay is necessary to avoid overlapping Clock and SYNC.
- 6. The first bit of data is loaded when SYNC and Clock are both "1" during bit time 1 as shown on RCV timing diagram.

System Characteristics Refer to Figures 4 and 5

Symbol	Characteristic	Min	Тур	Max	Unit	Condition
S/D	Signal-to-Distortion	35 29 24	39 34 29		dB dB dB	Analog Input = 0 to -30 dBmO Analog Input = -40 dBmO Analog Input = -45 dBmO
GT	Gain Tracking		±0.1 ±0.1 ±0.2	±0.4 ±0.8 ±2.5	dB dB dB	Analog Input = +3 to -40 dBmO Analog Input = -40 to -50 dBmO Analog Input = -50 to -55 dBmO
N _{IC}	Idle Channel Noise		-80	-72	dBm0	Analog Input = 0 V
TLP	Transmission Level Point		+4		dBm	600 Ω

Fig. 1 Equivalent Circuit During Sampling





Fig. 2 Transmitter Section Timing



8

Fig. 3 Receiver Section Timing




Fig. 4 S/D Ratio vs Input Level




Fig. 5 Gain Tracking Performance




Fig. 6 A/D, D/A Conversion Timing





Fig. 7 Data Input/Output Timing






Fig. 8 A/D Converter (A-Law Encoder) Transfer Characteristic




Fig. 9 D/A Converter (A-Law Decoder) Transfer Characteristic






Fig. 10 64 kHz Operation, Transmitter Section Timing



All rise and fall times are measured from 0.4 V and 2.4 V. All delay times are measured from 1.4 V.

Fig. 11 64 kHz Operation, Receiver Section Timing



#### Note

#### **Performance Evaluation**

The equipment connections shown in Figure 12 can be used to evaluate the performance of the 5156. An analog signal provided by the HP3552A Transmission Test Set is connected to the Analog Input (Pin 1) of the 5156. The Digital Output of the codec is tied back to the Digital Input and the Analog Output is fed through a low-pass filter to the HP3552A. Remaining pins of the 5156 are connected as follows:


- 1. RCV SYNC is tied to XMIT SYNC.
- 2. XMIT Clock is tied to Master Clock. The signal is inverted and tied to RCV Clock.

The following timing signals are required:

- 1. Master Clock = 2.048 MHz
- XMIT SYNC repetition rate = 8 kHz
- 3. XMIT SYNC width = 8 XMIT Clock periods

When all the above requirements are met, the set-up of Figure 12 permits the measurement of synchronous system performance over a wide range of Analog Inputs. The data register and ideal decoder provide a means of checking the encoder portion of the 5156 independently of the decoder section. To test the system in the asynchronous mode, Master Clock should be separated from XMIT Clock and from RCV Clock; XMIT Clock and RCV Clock are separated also.

Fig. 12 System Characteristics Test Configuration



#### Note

The ideal decoder consists of a digital decompander and a 13-bit precision DAC.



and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rel Processing	10
Package Outlines	11
Entrabilit Salas Offices	12



A Schlumberger Company

## $\mu$ A555 Single Timing Circuit

**Special Function Products** 


#### **Description**

The  $\mu$ A555 Timing Circuit is a very stable controller for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.

- **TIMING CONTROL, NS TO HOURS**
- ASTABLE OR MONOSTABLE OPERATING MODES
- **ADJUSTABLE DUTY CYCLE**
- 200 mA SINK OR SOURCE OUTPUT CURRENT
- **TTL OUTPUT DRIVE CAPABILITY**
- TEMPERATURE STABILITY OF 0.005% PER °C
- NORMALLY ON OR NORMALLY OFF OUTPUT
- DIRECT REPLACEMENT FOR SE555/NE555

#### Connection Diagrams 8-Pin DIP




Order Information

Type Package

µA555 Molded DIP

Code 9T Part No. μΑ555TC

#### **Block Diagram**



 $\mu$ A555 Electrical Characteristics  $T_A = 25$  °C,  $V_{CC} = +5.0$  V to +15 V, unless otherwise specified

Characteristic	Condition	Min	Тур	Max	Unit
Supply Voltage		4.5		16	V
Supply Current	$V_{CC} = 5.0 \text{ V, R}_{L} = \infty$ $V_{CC} = 15 \text{ V, R}_{L} = \infty$		3.0	6.0	mA
	LOW State (Note 1)		10	15	mA
Timing Error Initial Accuracy	$R_A$ , $R_B = 1 k\Omega$ to 100 k $\Omega$		1.0		%
Drift with Temperature	$C = 0.1  \mu F$ (Note 2)		50		ppm/°C
Drift with Supply Voltage			0.1		% V
Threshold Voltage			2/3		X V _{CC}
Trigger Voltage	V _{CC} = 15 V		5.0		٧
	$V_{CC} = 5.0 \text{ V}$		1.67		٧
Trigger Current			0.5		μΑ
Reset Voltage		0.4	0.7	1.0	٧
Reset Current			0.1		mA
Threshold Current	Note 3		0.1	0.25	μΑ
Control Voltage Level	V _{CC} = 15 V	9.0	10	11	٧
Comion Voltago Lovo.	V _{CC} = 5.0 V	2.6	3.33	4.0	٧
	V _{CC} = 15 V, I _{SINK} = 10 mA		0.1	0.25	٧
	I _{SINK} = 50 mA		0.4	0.75	٧
Output Voltage Drop (LOW)	I _{SINK} = 100 mA		2.0	2.5	٧
Catput Voltago Brop (2011)	I _{SINK} = 200 mA		2.5		٧
	$V_{CC} = 5.0 \text{ V}, I_{SINK} = 8.0 \text{ mA}$				٧
	I _{SINK} = 5.0 mA		0.25	0.35	٧
	I _{SOURCE} = 200 mA, V _{CC} = 15 V		12.5		V
Output Voltage Drop (HIGH)	I _{SOURCE} = 100 mA, V _{CC} = 15 V	12.75	13.3		٧
	V _{CC} = 5.0 V	2.75	3.3		V
Rise Time of Output			100		ns
Fall Time of Output			100		ns

#### Notes

- 1. Supply Current is typically 1.0 mA less when output is HIGH.
- 2. Tested at  $V_{CC}$  = 5.0 V and  $V_{CC}$  = 15 V.
- 3. This will determine the maximum value of  $R_A+R_B.$  For 15 V operation, the maximum total  $R=20~M\Omega.$
- For operating at elevated temperatures, the device must be derated based on a +125°C maximum junction temperature and a thermal resistance of +150° C/W junction to ambient

#### 9

**Absolute Maximum Ratings** 


Supply Voltage
Power Dissipation (Note 1)

+18 V 600 mW

Operating Temperature Range Storage Temperature Range 0°C to +70°C -65°C to +150°C

Pin Temperature (Soldering, 10 s) 260°C


#### **Equivalent Circuit**




1. Supply Current is typically 1.0 mA less when output is HIGH.

#### **Typical Performance Curves**


Minimum Pulse Width Required for Triggering




Total Supply Current vs Supply Voltage




High Output Voltage vs Output Source Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




**Delay Time vs Supply Voltage** 



Delay Time vs Ambient Temperature



Propagation Delay vs Voltage Level of Trigger Pulse



#### 9

#### **Typical Applications**

#### Monostable Operation

In the monostable mode, the timer functions as a oneshot. Referring to *Figure 1* the external capacitor is initially held discharged by a transistor inside the timer.

The circuit triggers on a negative-going input signal when the level reaches % V_{CC}. Once triggered, the circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R1C1 and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 2) during the timing cycle discharges the external

capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When a negative trigger pulse is applied to pin 2, the flip-flop is set, releasing the short circuit across the external capacitor and driving the output HIGH. The voltage across the capacitor increases exponentially with the time constant  $\tau=\text{R1C1}$ . When the voltage across the capacitor equals % V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.

When Reset is not used, it should be tied high to avoid any possibility of false triggering.

Fig. 1




Fig. 2





Fig. 3 Time Delay vs R1 and C1



#### Typical Applications (Con't)

#### **Astable Operation**

When the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between % V_{CC} and % V_{CC}. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693$$
 (R2) C1

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693 (R1 + 2R2) C1$$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.

The duty cycle is given by:

$$D = \frac{R2}{R1 + 2R2}$$

Fig. 4




Fig. 5





Fig. 6 Free Running Frequency vs R1, R2, and C1





## μA556 Dual Timing Circuit

**Special Function Products** 

#### Description

The  $\mu$ A556 Timing Circuits are very stable controllers for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flipflop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied, ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.


The  $\mu$ A556 Dual Timing Circuit is a pair of 555s for use in sequential timing or applications requiring multiple timers.

- TIMING CONTROL, µs TO HOURS
- ASTABLE OR MONOSTABLE OPERATING MODES
- **ADJUSTABLE DUTY CYCLE**
- 200 mA SINK OR SOURCE OUTPUT CURRENT
- **TTL OUTPUT DRIVE CAPABILITY**
- TEMPERATURE STABILITY OF 0.005% PER °C
- NORMALLY ON OR NORMALLY OFF OUTPUT

#### **Absolute Maximum Ratings**


Supply Voltage +18 V
Power Dissipation 600 mW
Operating Temperature Range 0°C to +70°C
Storage Temperature Range -65°C to +150°C
Pin Temperature (Soldering, 10 s) 260°C

Connection Diagram
14-Pin DIP




(Top View)

Block Diagram (1/2 of circuit shown)



#### Equivalent Circuit (1/2 of circuit shown)



#### Notes


- 1. Supply current when output is HIGH is typically 1.0 mA less.
- Tested at V_{CC} = 5 V and V_{CC} = 15 V.
   This will determine the maximum value of R_A + R_B for 15 V. operation. The maximum total R = 20 M $\Omega$ .
- 4. Matching characteristics refer to the difference between performance characteristics of each timer section.

Characteristic	Condition	Min	Тур	Max	Unit
Supply Voltage		4.5		16	V
	$V_{CC}$ = 5.0 V, $R_L$ = $\infty$		6.0	12	mA
Supply Current (Total)	$V_{CC} = 15 \text{ V}, R_L = \infty$ LOW State (Note 1)		20	28	mA
Timing Error (Monostable)	2011 01010 (11010 1)				
Initial Accuracy	$R_A = 2 k\Omega$ to 100 $k\Omega$		0.75		%
Drift with Temperature	C = 0.1 μF (Note 2)		50		ppm/°C
Drift with Supply Voltage			0.1		% V
Timing Error (Astable)					
Initial Accuracy	$R_A$ , $R_B = 2 k\Omega$ to 100 $k\Omega$		2.25		%
Drift with Temperature	$C = 0.1  \mu F$ (Note 2)		150		ppm/°C
Drift with Supply Voltage			0.3		% <b>V</b>
Threshold Voltage			2/3		x v _{cc}
Threshold Current	(Note 3)		30	250	nA
Trigger Veltage	V _{CC} = 15 V		5.0		V
Trigger Voltage	V _{CC} = 5.0 V		1.67		V
Trigger Current			0.5		μΑ
Reset Voltage		0.4	0.7	1.0	V
Reset Current			0.1		mA
Control Voltage Level	V _{CC} = 15 V	9.0	10	11	V
	V _{CC} = 5.0 V	2.6	3.33	4.0	V
	V _{CC} = 15 V				
	I _{SINK} = 10 mA		0.1	0.25	V
	I _{SINK} = 50 mA		0.4	0.75	V
0.15.1.1/510.5.41.0141	I _{SINK} = 100 mA		2.0	2.75	V
Output Voltage (LOW)	I _{SINK} = 200 mA		2.5		v
	V _{CC} = 5.0 V				
	I _{SINK} = 8.0 mA				V
	I _{SINK} = 5.0 mA		0.25	0.35	v
	I _{SOURCE} = 200 mA				
	V _{CC} = 15 V		12.5		v
Output Voltage (HIGH)	I _{SOURCE} = 100 mA			1	
	V _{CC} = 15 V	12.75	13.3		v
	V _{CC} = 5.0 V	2.75	3.3		V
Rise Time of Output			100		ns
Fall Time of Output			100	1	ns
Discharge Leakage Current			20	100	nA
Matching Characteristics (Note 4)					
Initial Timing Accuracy			0.1	0.2	%
Timing Drift with Temperature			± 10		ppm/°C
Drift with Supply Voltage			0.2	0.5	% V


Notes on preceding page

#### **Typical Performance Curves**


Minimum Pulse Width Required for Triggering




Total Supply Current vs Supply Voltage




High Output Voltage vs Output Source Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




Low Output Voltage vs Output Sink Current




Delay Time vs Supply Voltage



Delay Time vs Ambient Temperature



Propagation Delay vs Voltage Level of Trigger Pulse



#### 9

#### **Typical Applications**

#### Monostable Operation

In the monostable mode, the timer functions as a one-shot. Referring to Figure 1 the external capacitor is initially held discharged by a transistor inside the timer.

When a negative trigger pulse is applied to pin 6, the flip-flop is set, releasing the short circuit across the external capacitor and drives the output HIGH. The voltage across the capacitor, increases exponentially with the time constant  $\tau=\text{R1C1}$ . When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.

The circuit triggers on a negative-going input signal when the level reaches 1/3 V_{CC}. Once triggered, the

circuit remains in this state until the set time has elapsed, even if it is triggered again during this interval. The duration of the output HIGH state is given by t = 1.1 R1C1 and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (pin 4) and the Trigger terminal (pin 6) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the output is driven to its LOW state.

When Reset is not used, it should be tied high to avoid any possibility of false triggering.

Fig. 1




Fig. 2





Fig. 3



#### Typical Applications (Cont.)

#### **Astable Operation**

When the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between 1/3  $V_{CC}$  and 2/3  $V_{CC}$ . As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

$$t_1 = 0.693 (R1 + R2) C1$$

and the discharge time (output LOW) by:

$$t_2 = 0.693 (R2) C1$$

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693$$
 (R1 + 2R2) C1

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.

The duty cycle is given by:

$$D = \frac{R2}{R1 + 2R2}$$

Fig. 4




Fig. 5





Fig. 6 Free Running Frequency vs R1, R2 and C1





A Schlumberger Company

## $\mu$ A726 Temperature-Controlled **Differential Pair**

Special Function Products

#### Description

The µA726 is a Monolithic Transistor Pair in a high thermal-resistant package, held at a constant temperature by active temperature regulator circuitry. The transistor pair displays the excellent matching, close thermal coupling and fast thermal response inherent in monolithic construction. The high gain and low standby dissipation of the regulator circuit permits tight temperature control over a wide range of ambient temperatures. It is intended for use as an input stage in very-low-drift dc amplifiers, replacing complex chopper-stabilized amplifiers. It is also useful as the nonlinear element in logarithmic amplifiers and multipliers where the highly predictable exponential relation between emitter-base voltage and collector current is employed. The device is constructed on a single silicon chip using the Fairchild Planar process.

#### **Absolute Maximum Ratings**

**Operating Temperature Range** 

Military (µA726) -55°C to +125°C Commercial (µA726C) 0°C to +85°C Storage Temperature Range -65°C to +150°C


Pin Temperature

(Soldering 60 s) 300°C Supply Voltage ± 18 V Internal Power Dissipation 500 mW

30 V VCEO Collector-to-Base Voltage, VCBO 40 V

Collector Current, IC 5 mA

#### Connection Diagram 10-Pin Metal Package



(Top View)

#### **Order Information** Type Package

μA726 Metal μA726C Metal

Code 5U 5U


Part No. μA726HM μA726HC

#### **Maximum Ratings for Each Transistor**

Collector-to-Emitter Voltage,

Collector-to-Substrate Voltage.

40 V Emitter-to-Base Voltage, VEBO 5 V




 $\mu$ A726 Electrical Characteristics Min  $\leq$  T_A  $\leq$  Max, V_S =  $\pm$  15 V, R_{adj} = 62 k $\Omega$  unless otherwise specified.


			μ <b>Α726</b>			μ <b>Α726C</b>		
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
Input Offset Voltage	10 $\mu$ A $\leq$ I _C $\leq$ 100 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$		1.0	2.5		1.0	3.0	mV
Innut Officet Comment	$I_{C} = 10 \ \mu A, \ V_{CE} = 5 \ V$		10	50		10	100	nA
Input Offset Current	$I_C = 100 \mu A, V_{CE} = 5 V$		50	200		50	400	nA
Average Input Bigs Current	$I_C = 10 \mu A, V_{CE} = 5 V$		50	150		50	300	nA
Average Input Bias Current	$I_C = 100 \mu A, V_{CE} = 5 V$		250	500		250	1000	nA
Officet Voltage Change	$I_{C}$ = 10 $\mu$ A, 5 V $\leq$ V _{CE} $\leq$ 25 V, R _S $\leq$ 100 k $\Omega$		0.3	6.0		0.3	6.0	mV
Offset Voltage Change	$I_{C}$ = 100 $\mu$ A, 5 V $\leq$ V _{CE} $\leq$ 25 V, $R_{S} \leq$ 10 $k\Omega$		0.3	6.0		0.3	6.0	mV
Input Offset Voltage Drift	10 $\mu$ A $\leq$ I _C $\leq$ 100 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$ , +25 $^{\circ}$ C $\leq$ T _A $\leq$ Max		0.2	1.0		0.2	2.0	μV/°C
Input Offset Voltage Drift	10 $\mu$ A $\leq$ I _C $\leq$ 100 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$ , Min $\leq$ T _A $\leq$ +25°C		0.2	1.0		0.2	2.0	μV/°C
In and Office A Comment Built	I _C = 10 μA, V _{CE} = 5 V		10			10		pA/°C
Input Offset Current Drift	$I_C = 100 \mu A, V_{CE} = 5 V$		30			30		pA/°C
Supply Voltage Rejection Ratio	10 $\mu$ A $\leq$ I _C $\leq$ 100 $\mu$ A, R _S $\leq$ 50 $\Omega$		25			25		μV/V
Low Frequency Noise	I _C = 10 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$ BW = .001 Hz to 0.1 Hz		4.0			4.0		μV p-p
Broadband Noise	I _C = 10 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$ BW = 0.1 Hz to 10 kHz		10			10		μV p-p
Long-term Drift	10 $\mu$ A $\leq$ I _C $\leq$ 100 $\mu$ A, V _{CE} = 5 V, R _S $\leq$ 50 $\Omega$ , T _A = 25°C		5.0			5.0		μV / week
High Frequency Current Gain	f = 20 MHz, I _C = 100 μA, V _{CE} = 5 V	1.5	3.5		1.5	3.5		
Output Capacitance	I _E = 0, V _{CB} = 5 V		1.0			1.0		pF
Emitter Transition Capacitance	I _E = 100 μA		1.0			1.0		pF
Collector Saturation Voltage	I _B = 100 μA, I _C = 1 mA		0.5	1.0		0.5	1.0	V

#### Typical Performance Curves for $\mu$ A726

## Current Gain as a Function of Collector Current




## Supply Current as a Function of Ambient Temperature




#### 9

#### Typical Performance Curves for µA726C (Cont.)


## Current Gain as a Function of Collector Current



## Supply Current as a Function of Ambient Temperature



#### Typical x1000 Amplifier Circuit





A Schlumberger Company

# μΑ727 Temperature-Controlled Differential Preamplifier

**Special Function Products** 

#### **Description**

The  $\mu$ A727 is a monolithic, fixed gain, Differential Input/Output Preamplifier, constructed with the Fairchild Planar epitaxial process, mounted in a high thermal resistance package, and held at constant temperature by active regulator circuitry. The high gain and low-standby dissipation of the regulator circuit give tight temperature control over a wide ambient temperature range. The device is intended for use as a self-contained input stage in very low drift dc amplifiers, replacing complex chopper-stabilized amplifiers in such applications as thermo-couple bridges, strain-gauge transducers, and a/d converters.

- VERY LOW OFFSET DRIFTS
- HIGH INPUT IMPEDANCE 300 MΩ
- WIDE COMMON MODE RANGE CMRR = 100 dB

#### **Absolute Maximum Ratings**

**Operating Temperature Range** 

Military (μΑ727) -55°C to +125°C Commercial (μΑ727C) -20°C to +85°C


Storage Temperature Range -65°C to +150°C Pin Temperature (Soldering, 60 s) 300°C

Internal Power Dissipation 500 mW

Supply Voltage

(Amplifier and Heater) ± 18 V
Differential Input Voltage ± 10 V
Common Mode Input Voltage ± 15 V


## Connection Diagram 10-Pin Metal Package



(Top View)

Order Information							
Туре	Package	Code	Part No.				
μA727	Metal	5U	μΑ727 <b>Η</b> Ν				
μA727C	Metal	5U	μΑ727HC				

#### **Equivalent Circuit**



 $\mu$ A727 Electrical Characteristics -55°C  $\leq$  T_A  $\leq$  +125°C, V_H+ = +15 V, V- = -15 V, R_{ADJ} = 330 kΩ, unless otherwise specified.

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_{S} \leq 50 \Omega$		2.0	10	mV
Input Offset Current			2.5	15	nA
Input Bias Current			12	40	nA
Input Offset Voltage Drift	$R_S \le 50 \Omega$ , $+25^{\circ}C \le T_A \le +125^{\circ}C$		0.6	1.5	μV/°C
input Offset Voltage Difft	$R_{\text{S}} \leq 50 \Omega$ , $-55^{\circ}\text{C} \leq T_{\text{A}} \leq +25^{\circ}\text{C}$		0.6	1.5	μV/°C
Input Offset Current Drift	$+25$ °C $\leq$ T _A $\leq$ $+125$ °C		2.0		pA/°C
input Onset Current Drift	$-55^{\circ}\text{C} \le \text{T}_{\text{A}} \le +25^{\circ}\text{C}$		2.0		pA/°C
Input Bias Current Drift	$-55$ °C $\leq T_A \leq +125$ °C		15		pA/°C
Differential Input Resistance			300		ΜΩ
Common-Mode Input Resistance			1000		ΜΩ
Input Voltage Range		± 12	± 13		V
Supply Voltage Rejection Ratio	$R_{S} \leq 100 \text{ k}\Omega$		80		μV/V
Common-Mode Rejection Ratio	$R_{S} \leq 100 \text{ k}\Omega$	80	100		dB
Output Resistance			1.0	4.0	kΩ
Output Common-Mode Voltage		-6.0	-5.0	-4.0	V
Differential Output Voltage Swing		± 5.0	±7.0	± 10	V
Output Sink Current		10	30	80	μΑ
Differential Load Rejection			5.0	10	μV/μΑ
Differential Voltage Gain		60	100	250	
Low Frequency Noise	BW = 10 Hz to 500 Hz, $R_{S} \le 50 \Omega$		3.0		μV _{rms}
Long Term Drift	$R_{S} \leq 50 \Omega$		5.0		μV/weel
Amplifier Supply Current	T _A = +25°C		1.0	2.0	mA
Heater Supply Current	$T_A = +25$ °C		10	15	mA


μ**Α727C** 

Electrical Characteristics  $-20\,^{\circ}\text{C} \le T_{\text{A}} \le +85\,^{\circ}\text{C}$ ,  $V_{\text{H}}+=V_{\text{A}}+=+15$  V,  $V_{\text{-}}=-15$  V,  $R_{\text{ADJ}}=1$  M $\Omega$ , unless otherwise specified.


Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage	$R_{S} \leq 50 \Omega$		2.0	10	mV
Input Offset Current			2.5	25	nA
Input Bias Current			12	75	nA
Input Offset Voltage Drift	$R_{S} \leq 50 \Omega$		0.6	3.0	μV/°C
Input Offset Current Drift			2.0		pA/°C
Input Bias Current Drift			15		pA/°C
Differential Input Resistance			300		МΩ
Common Mode Input Resistance			1000		МΩ
Input Voltage Range		± 12	± 13		V
Supply Voltage Rejection Ratio	$R_S \leq 100 \text{ k}\Omega$		80		μV/V
Common Mode Rejection Ratio	$R_S \leq 100 \text{ k}\Omega$	70	100		dB
Output Resistance			1.0	4.0	kΩ
Output Common Mode Voltage		-7.0	-5.0	-4.0	V
Differential Output Voltage Swing		± 3.0	±7.0	± 10	V
Output Sink Current		10	30	80	μΑ
Differential Load Rejection			5.0	15	μV/μΑ
Differential Voltage Gain		50	100	250	
Low Frequency Noise	BW = 10 Hz to 500 Hz, R _S $\leq$ 50 $\Omega$		3.0		$\mu V_{rms}$
Long Term Drift	$R_{\rm S} \leq$ 50 $\Omega$		5.0		μV/week
Amplifier Supply Current	T _A = +25°C		1.0	2.0	mA
Heater Supply Current	T _A = +25°C		10	15	mA

#### **Typical Performance Curves**


#### Noise Voltage vs Frequency



#### **Noise Current vs Frequency**




#### **Spot Noise Contours**




#### 9

#### Typical Performance Curves (Cont.)


### Recommended R_{ADJ} vs Maximum Ambient Temperature




#### Relative Chip Temperature vs Ambient Temperature




#### Power Consumption vs Ambient Temperature




#### Input Common-Mode Voltage Range vs Supply Voltage




#### Output Common-Mode Voltage vs Supply Voltage




Amplifier Current vs Supply Voltage




#### Differential Voltage Gain vs Supply Voltage



## Required R_{ADJ} for Constant I_{ADJ} vs Supply Voltage



#### Open Loop Frequency Response for Various Values of Compensation





# μA733 Differential Video Amplifier

**Linear Products** 

#### **Description**


The  $\mu$ A733 is a monolithic two-stage Differential Input. Differential Output Video Amplifier constructed using the Fairchild Planar epitaxial process. Internal series-shunt feedback is used to obtain wide bandwidth, low-phase distortion, and excellent gain stability. Emitter follower outputs enable the device to drive capacitive loads and all stages are current-source biased to obtain high-power supply and common-mode rejection ratios. It offers fixed gains of 10, 100 or 400 without external components, and adjustable gains from 10 to 400 by the use of a single external resistor. No external frequency compensation components are required for any gain option. The device is particularly useful in magnetic tape or disc file systems using phase or NRZ encoding and in high speed thin film or plated wire memories. Other applications include general purpose video and pulse amplifiers where wide bandwidth, low phase shift, and excellent gain stability are required.

- 120 MHz BANDWIDTH
- 250 kΩ INPUT RESISTANCE
- SELECTABLE GAINS OF 10, 100, AND 400
- NO FREQUENCY COMPENSATION REQUIRED

#### **Absolute Maximum Ratings**

Supply Voltage	±8 V
Differential Input Voltage	±5 V
Common Mode Input Voltage	±6 V
Output Current	10 mA
Internal Power Dissipation	
(Note 1)	
Metal Package	500 mW
DIP	670 mW
Operating Temperature Range	
Military (μΑ733)	-55°C to +125°C
Commercial (µA733C)	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Pin Temperature (Soldering)	
Metal Package (60 s)	300°C
Ceramic DIP (60 s)	300°C
Molded DIP (10 s)	260°C

# Connection Diagram 10-Pin Metal Package



(Top View)


#### Note

Pin 5 connected to case

#### Order Information

Type	Package	Code	Part No.
μΑ733	Metal	5X	μA733HM
μA733C	Metal	5X	μA733HC

# Connection Diagram 14-Pin DIP



(Top View)


### **Order Information**

Type	Package	Code	Part No.
μΑ733	Ceramic DIP	6A	μA733DM
μΑ733C	Ceramic DIP	6A	μA733DC
μA733C	Molded DIP	9A	μA733PC

#### Note

1 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 6.3 mW/°C for the Metal and 8.3 mW/°C for the DIP.

# **Equivalent Circuit**



 $\mu$ A733 and  $\mu$ A733C Electrical Characteristics  $T_A = 25$  °C,  $V_S = \pm 6.0$  V unless otherwise specified

	Condition	μ <b>A73</b> :	μ <b>Α733</b>			μ <b>Α733C</b>			
Characteristic		Min	Тур	Max	Min	Тур	Max	Unit	
Differential Voltage Gain Gain 1, Note 2 Gain 2, Note 3 Gain 3, Note 4		300 90 9.0	400 100 10	500 110 11	250 80 8.0	400 100 10	600 120 12		
Bandwidth Gain 1 Gain 2 Gain 3	$R_S = 50 \Omega$		40 90 120			40 90 120		MHz MHz MHz	
Risetime Gain 1 Gain 2 Gain 3	$R_S = 50 \Omega$ , $V_{OUT} = 1 V_{p-p}$		10.5 4.5 2.5	10		10.5 4.5 2.5	12	ns ns ns	
Propagation Delay Gain 1 Gain 2 Gain 3	$R_S = 50 \Omega$ , $V_{OUT} = 1 V_{p-p}$		7.5 6.0 3.6	10		7.5 6.0 3.6	10	ns ns ns	
Input Resistance Gain 1 Gain 2 Gain 3		20	4.0 30 250		10	4.0 30 250		kΩ kΩ kΩ	
Input Capacitance	Gain 2		2.0			2.0		pF	
Input Offset Current			0.4	3.0		0.4	5.0	μΑ	
Input Bias Current			9.0	20		9.0	30	μΑ	
Input Noise Voltage	$R_S = 50 \Omega$ , BW = 1 kHz to 10 MHz		12			12		$\mu V_{rms}$	
Input Voltage Range		± 1.0			± 1.0			V	
Common Mode Rejection Ratio Gain 2 Gain 2	$V_{CM} = \pm 1 \text{ V, f} \le 100 \text{ kHz}$ $V_{CM} = \pm 1 \text{ V, f} = 5 \text{ MHz}$	60	86 60		60	86 60		dB dB	
Supply Voltage Rejection Ratio Gain 2	$\Delta V_S = \pm 0.5 \text{ V}$	50	70		50	70		dB	
Output Offset Voltage Gain 1 Gain 2 and Gain 3			0.6 0.35	1.5 1.0		0.6 0.35	1.5 1.5	v v	
Output Common Mode Voltage		2.4	2.9	3.4	2.4	2.9	3.4	v	
Output Voltage Swing		3.0	4.0		3.0	4.0		V _{pk-pk}	
Output Sink Current		2.5	3.6		2.5	3.6		mA	
Output Resistance			20			20		Ω	
Power Supply Current			18	24		18	24	mA	

#### Notes

- 2. Gain Select pins  ${\rm G_{1A}}$  and  ${\rm G_{1B}}$  connected together. 3. Gain Select pins  ${\rm G_{2A}}$  and  ${\rm G_{2B}}$  connected together.
- 4. All Gain Select pins open.

### $\mu$ A733 and $\mu$ A733C

**Electrical Characteristics (Cont.)** The following specifications apply for min  $\leq T_A \leq \max$ 


Characteristic	μΑ733 Min	3	•	μ <b>Α733C</b>				
		Min	Тур	Max	Min	Тур	Max	Unit
Differential Voltage Gain Gain 1, Note 2 Gain 2, Note 3 Gain 3, Note 4		200 80 8.0		600 120 12	250 80 8.0		600 120 12	
Input Resistance Gain 2		8.0			8.0			kΩ
Input Offset Current				5.0			6.0	μΑ
Input Bias Current				40			40	μΑ
Input Voltage Range		± 1.0			± 1.0			V
Common Mode Rejection Ratio		50			50			dB
Supply Voltage Rejection Ratio		50			50			dB
Output Offset Voltage Gain 1 Gain 2 and Gain 3				1.5 1.2			1.5	v
Output Swing		2.5			2.8			V _{pk-pk}
Output Sink Current		2.2			2.5			mA
Positive Supply Current				27			27	mA

#### Notes


- 2 Gain Select pins  $G_{1A}$  and  $G_{1B}$  connected together
- 3. Gain Select pins  $G_{2A}$  and  $G_{2B}$  connected together.
- 4. All Gain Select pins open.

# **Typical Performance Curves**


# **Phase Shift vs Frequency**



# Phase Shift vs Frequency




# Voltage Gain vs Frequency




#### Typical Performance Curves (Cont.)


### Common Mode Rejection Ratio vs Frequency




# Output Voltage Swing vs Frequency




#### **Pulse Response**




# Differential Overdrive Recovery Time




# Pulse Response vs Supply Voltage




# Pulse Response vs Temperature




# Voltage Gain vs Temperature



# Gain Versus Frequency vs Temperature




# Voltage Gain vs Supply Voltage




# 9

# Typical Performance Curves (Cont.)


### Output Voltage and Current Swing vs Supply Voltage




Output Voltage Swing vs Load Resistance




Gain Versus Frequency vs Supply Voltage




# Input Noise Voltage vs Source Resistance




Voltage Gain vs R_{ADJ}




Input Resistance vs Temperature



# Supply Current vs Temperature




# Supply Current vs Supply Voltage



# **Typical Applications**

# **Oscillator Frequency for Various Capacitor Values**





A Schlumberger Company

# μΑ757 Gain-Controlled IF Amplifier

**Special Function Products** 

# Description

The  $\mu$ A757 is a monolithic high performance, Gain Controlled IF Amplifier constructed using the Fairchild Planar epitaxial process. The amplifier contains two different sections which may be operated independently, or in cascade, from audio frequencies to 25 MHz. The  $\mu$ A757 is intended primarily as a high gain controlled, intermediate frequency amplifier in AM or FM communications receivers. It also has excellent performance when operated in FM receivers as a limiting amplifier.


- 70 dB GAIN AT 10.7 MHz
- 70 dB AGC RANGE AT 10.7 MHz
- 300 mV INPUT SIGNAL CAPABILITY
- CONSTANT I/O IMPEDANCE WITH AGC
- STABLE GAIN WITH SUPPLY VOLTAGE AND TEMPERATURE AT ALL LEVELS OF GAIN REDUCTION

#### **Absolute Maximum Ratings**

Supply Voltage	+15 V
Voltage at any Output Terminal	+24 V
Voltage at either AGC Terminal	
Note 1	± 12 V
Differential Voltage at either Input	
(Pins 1 and 14, Pins 2 and 10)	±5 V
Internal Power Dissipation	
Note 2	670 mW
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	0°C to +70°C

Pin Temperature (Soldering, 60 s) 300°C

# Connection Diagram 14-Pin DIP




(Top View)

Order Information										
Type	Package	Code	Part No.							
μA757C	Ceramic DIP	6A	μA757DC							

#### Notes

- For supply voltages less than +12 V, the absolute maximum voltage at either AGC terminal is equal to the supply voltage.
- 2 Rating applies to ambient temperatures up to 70°C. Above 70°C ambient derate linearly at 8.3 mW/°C.

# **Equivalent Circuit**



 $\mu$ A757 Electrical Characteristics V+ = +12 V, T_A = 25 °C, unless otherwise specified

		Test							
Characteristic	Condition	Circuit	Min	Тур	Max	Min	Тур	Max	Unit
Supply Current	V _{AGC 1,2} = +0.8 V V _{AGC 1,2} = +3.0 V	1		13 17	17 20		14 18	17 22	mA mA
Internal Power Dissipation	$V_{AGC\ 1,2} = +0.8 \text{ V}$ $V_{AGC\ 1,2} = +3.0 \text{ V}$	1		170 200	210 240		170 220	210 270	mW mW
Voltage Gain at no Reduction	V _{AGC 1,2} = +0.8 V, f = 500 kHz V _{AGC 1,2} = +0.8 V, f = 10.7 MHz	2 2	65 60	74 70		65 60	74 70		dB dB
Voltage Gain at Partial Gain Reduction	V _{AGC 1,2} = +1.7 V, f = 500 kHz V _{AGC 1,2} = +1.7 V, f = 10.7 MHz	2	20	39 37	46	20	39 37	46	dB dB
Voltage Gain at Full Gain Reduction	V _{AGC 1,2} = +3.0 V, f = 500 kHz V _{AGC 1,2} = +3.0 V, f = 10.7 MHz	2		2.0 1.0	10 8		2.0 1.0	10 8	dB dB
Current into either AGC Terminal	V _{AGC 1,2} = +3.0 V	1		15	50		15	50	μΑ
Gain Reduction Sensitivity	V _{AGC 1,2} = +1.7 V, f = 500 kHz	2		50			50		dB/V
Input Voltage for -3 dB Limiting at Output	V _{AGC 1,2} = +0.8 V, f = 500 kHz	2		0.5			0.5		mV
Intermodulation Products	Two-tone signal $f_1 = 500 \text{ kHz}, e_1 = 100 \text{ mV}$ $f_2 = 510 \text{ kHz}, e_2 = 100 \text{ mV}$ $I_{OUT} = 1 \text{ mA p-p}$	2		-50			-50		dB
Section 1									
Input Resistance at either Input Terminal	V _{AGC 1} = +0.8 V, f = 10.7 MHz V _{AGC 1} = +3.0 V, f = 10.7 MHz		3.0	5.0 4.5		3.0	5.0 4.5		$\mathbf{k}\Omega$ $\mathbf{k}\Omega$
Input Capacitance at either Input Terminal	V _{AGC 1} = +0.8 V, f = 10.7 MHz V _{AGC 1} = +3.0 V, f = 10.7 MHz			2.5 2.2			2.5 2.2		pF pF
Output Resistance	V _{AGC 1} = +0.8 V, f = 10.7 MHz V _{AGC 1} = +3.0 V, f = 10.7 MHz			100 100			100 100		$\mathbf{k}\Omega$
Output Capacitance	V _{AGC 1} = +0.8 V, f = 10.7 MHz V _{AGC 1} = +3.0 V, f = 10.7 MHz			2.6 2.2			2.6 2.2		pF pF
Forward Transadmittance	V _{AGC 1} = +0.8 V, f = 500 kHz V _{AGC 1} = +0.8 V, f = 10.7 MHz			14 13			14 13		mmhc mmhc
Peak-to-Peak Output Current	V _{AGC 1} = +3.0 V, f = 500 kHz Output in full limiting		0.25	0.4		0.25	0.4		mA
Output Saturation Voltage	$I_{OUT} = 0.1 \text{ mA}, V_{AGC 1} = +3.0 \text{ V}$			8.0	9.0		8.0	9.0	٧
Noise Figure	$R_S = 1.0 \text{ k}\Omega, f = 10.7 \text{ MHz}$ $R_S = 1.0 \text{ k}\Omega, f = 500 \text{ kHz}$			8.0 8.0			8.0 8.0		dB dB
Interfering Signal Voltage at Input for 1.0% Cross Modulation	Carrier signal, f _C = 500 kHz Interfering signal, f _i = 510 kHz I _{OUT} = 0.5 mAp-p, V _{AGC 1} = +0.8 V			15			15		mV

Section 2 Electrical Characteristics (Cont.)  $V+=+12~V,~T_A=25^{\circ}C,~unless~otherwise~specified$ 

Characteristic	Condition	Test Circuit	Min	Тур	Max	Min	Тур	Max	Unit
Input Resistance	V _{AGC 2} = +0.8 V, f = 10.7 MHz V _{AGC 2} = +3.0 V, f = 10.7 MHz		3.0	5.0 4.5		3.0	5.0 4.5		kΩ kΩ
Input Capacitance	V _{AGC 2} = +0.8 V, f = 10.7 MHz V _{AGC 2} = +3.0 V, f = 10.7 MHz			2.5 2.2			2.5 2.2		pF pF
Output Resistance at either Output Terminal	V _{AGC 2} = +0.8 V, f = 10.7 MHz V _{AGC 2} = +3.0 V, f = 10.7 MHz			26 20			26 20		kΩ kΩ
Output Capacitance at either Output Terminal	V _{AGC 2} = +0.8 V, f = 10.7 MHz V _{AGC 2} = +3.0 V, f = 10.7 MHz			2.2 2.5			2.2 2.5		pF pF
Forward Transadmittance	V _{AGC 2} = +0.8 V, f = 500 kHz V _{AGC 2} = +0.8 V, f = 10.7 MHz			440 280			440 280		mmho mmho
Quiescent Output Current at either Output Terminal	V _{AGC 2} = +3.0 V		1.7	2.4	3.5	1.7	2.4	3.5	mA
Peak-to-Peak Current at either Output Terminal	V _{AGC 2} = +3.0 V, f = 500 kHz Output in full limiting		3.8	4.8	7.0	3.8	4.8	7.0	mA
Output Saturation Voltage at either Output Terminal	$I_{OUT} = 1.0 \text{ mA}, V_{AGC 2} = +3.0 \text{ V}$			5.0	6.0		5.0	6.0	V
Power Supply Sensitivity	V _S = 12 V to 15 V 0 dB Gain Reduction 30 dB Gain Reduction 60 dB Gain Reduction			0.5 0.8 1.0			0.5 0.8 1.0		dB/V dB/V dB/V

 $\mu$ A757 Electrical Characteristics (Cont.) V+ = +12 V, T_A = +125°C, unless otherwise specified


Condition	Test Circuit	Min	Тур	Max	Unit
V _{AGC 1,2} = +0.8 V V _{AGC 1,2} = +3.0 V	1		14 17	17 20	mA mA
V _{AGC 1,2} = +0.8 V V _{AGC 1,2} = +3.0 V	1		170 200	210 240	mW mW
V _{AGC 1,2} = +0.8 V, f = 500 kHz V _{AGC 1,2} = +0.8 V, f = 10.7 MHz	2 2	55	71 62		dB dB
V _{AGC 1,2} = +1.7 V, f = 500 kHz	2		35		dB
V _{AGC 1,2} = +3.0 V, f = 500 kHz V _{AGC 1,2} = +3.0 V, f = 10.7 MHz	2 2		2.0 -1.0	15	dB dB
V _{AGC 1,2} = +3.0 V	1		15	50	μΑ
V _{AGC 1} = +3.0 V, f = 500 kHz Output in full limiting		0.2	0.4		mA
$I_{OUT} = 0.1 \text{ mA}, V_{AGC 1} = +3.0 \text{ V}$			8.0	9.4	V
V _{AGC 2} = +3.0 V		1.7	2.8	3.5	mA
V _{AGC 2} = +3.0 V, f = 500 kHz Output in full limiting		3.8	5.6	7.0	mA
I _{OUT} = 1.0 mA, V _{AGC 2} = +3.0 V			6.0	7.0	V
	VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V VAGC 1,2 = +0.8 V VAGC 1,2 = +0.8 V, f = 500 kHz VAGC 1,2 = +0.8 V, f = 10.7 MHz VAGC 1,2 = +0.8 V, f = 10.7 MHz VAGC 1,2 = +1.7 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 10.7 MHz VAGC 1,2 = +3.0 V VAGC 1,2 = +3.0 V	Condition         Circuit           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1           VAGC 1,2 = +0.8 V VAGC 1,2 = +0.8 V, f = 500 kHz VAGC 1,2 = +0.8 V, f = 10.7 MHz         2           VAGC 1,2 = +0.8 V, f = 10.7 MHz         2           VAGC 1,2 = +1.7 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 500 kHz         2           VAGC 1,2 = +3.0 V, f = 10.7 MHz         2           VAGC 1,2 = +3.0 V, f = 500 kHz Output in full limiting         1           VAGC 1 = +3.0 V, f = 500 kHz Output in full limiting         1           VAGC 2 = +3.0 V VAGC 2 = +3.0 V, f = 500 kHz Output in full limiting         VAGC 2 = +3.0 V, f = 500 kHz Output in full limiting	Condition         Circuit         Min           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1           VAGC 1,2 = +0.8 V VAGC 1,2 = +0.8 V, f = 500 kHz VAGC 1,2 = +0.8 V, f = 10.7 MHz         2           55         55           VAGC 1,2 = +0.8 V, f = 10.7 MHz         2           VAGC 1,2 = +1.7 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 10.7 MHz         2           VAGC 1,2 = +3.0 V         1           VAGC 1,2 = +3.0 V         1           VAGC 1 = +3.0 V, f = 500 kHz Output in full limiting         0.2           VAGC 2 = +3.0 V         1.7           VAGC 2 = +3.0 V, f = 500 kHz Output in full limiting         3.8	Condition         Circuit         Min         Typ           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1         14 17           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1         170 200           VAGC 1,2 = +0.8 V, f = 500 kHz VAGC 1,2 = +0.8 V, f = 10.7 MHz         2         55 62           VAGC 1,2 = +1.7 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 10.7 MHz         2         2.0 -1.0           VAGC 1,2 = +3.0 V, f = 500 kHz Output in full limiting         1         15           VAGC 1 = +3.0 V, f = 500 kHz Output in full limiting         0.2         0.4           VAGC 2 = +3.0 V         1.7         2.8           VAGC 2 = +3.0 V, f = 500 kHz Output in full limiting         3.8         5.6	Condition         Circuit         Min         Typ         Max           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1         14         17           VAGC 1,2 = +0.8 V VAGC 1,2 = +3.0 V         1         170         210           VAGC 1,2 = +0.8 V, f = 500 kHz VAGC 1,2 = +0.8 V, f = 10.7 MHz         2         55         71           VAGC 1,2 = +0.8 V, f = 10.7 MHz         2         35           VAGC 1,2 = +1.7 V, f = 500 kHz VAGC 1,2 = +3.0 V, f = 500 kHz         2         2.0         15           VAGC 1,2 = +3.0 V, f = 10.7 MHz         2         2.0         15           VAGC 1,2 = +3.0 V, f = 500 kHz Output in full limiting         0.2         0.4           VAGC 1 = +3.0 V, f = 500 kHz Output in full limiting         0.2         0.4           VAGC 2 = +3.0 V         1.7         2.8         3.5           VAGC 2 = +3.0 V, f = 500 kHz Output in full limiting         3.8         5.6         7.0

μA757
Electrical Characteristics V+ = +12 V,  $T_A = -55$ °C, unless otherwise specified


Characteristic	Condition	Test Circuit	Min	Тур	Max	Unit
Supply Current	V _{AGC 1,2} = +0.8 V V _{AGC 1,2} = +3.0 V	1		10 14	17 20	mA mA
Internal Power Dissipation	V _{AGC 1,2} = +0.8 V V _{AGC 1,2} = +3.0 V	1		120 170	210 240	mW mW
Voltage Gain at no Gain Reduction	V _{AGC 1,2} = +0.8 V, f = 500 kHz V _{AGC 1,2} = +0.8 V, f = 10.7 MHz	2 2	55	68 64		dB dB
Voltage Gain at Partial Gain Reduction	V _{AGC 1,2} = +1.7 V, f = 500 kHz	2		28		dB
Voltage Gain at Full Gain Reduction	V _{AGC 1,2} = +3.0 V, f = 500 kHz V _{AGC 1,2} = +3.0 V, f = 10.7 MHz	2 2		2.0 -3.0	15	dB dB
Current into either AGC Terminal	V _{AGC 1,2} = +3.0 V	1		30	70	μΑ
Section 1						
Peak-to-Peak Output Current	V _{AGC 1} = +3.0 V, f = 500 kHz Output in full limiting		0.2	0.4		mA
Output Saturation Voltage	$I_{OUT} = 0.1 \text{ mA}, V_{AGC 1} = +3.0 \text{ V}$			8.0	9.0	V
Section 2						
Quiescent Output Current at either Output Terminal	V _{AGC 2} = +3.0 V		1.0	1.7	3.5	mA
Peak-to-Peak Current at either Output Terminal	V _{AGC 2} = +3.0 V, f = 500 kHz Output in full limiting		2.3	3.4	7.0	mA
Output Saturation Voltage at either Output Terminal	I _{OUT} = 1.0 mA, V _{AGC 2} = +3.0 V			4.0	6.0	v

#### **Typical Performance Curves**


Section 1 Forward Transadmittance vs Frequency




Section 2 Forward Transadmittance vs Frequency




Product of Sections 1 and 2 Forward Transadmittance vs Frequency




Section 1 and 2 Input Resistance and Capacitance vs Gain Reduction




Section 2 Output
Resistance and Capacitance
vs Gain Reduction




Voltage Gain vs Temperature




Gain Reduction vs Gain Control Voltage



Power Supply Current vs Supply Voltage




Two Tone IM Distortion Products vs Input Signal Level



# O

### **Test Circuit**


### Test Circuit 1 (Note)



#### Note

For 10.7 MHz measurements, interstage capacitance and Section 2 output capacitance are tuned out. Pin 9 should be connected to GND.

# Test Circuit 2 (Note)



#### Note

Rating applies to ambient temperatures up to 70  $^{\circ}$  C. Above 70  $^{\circ}$  C ambient derate linearly at 8.3 mW/  $^{\circ}$  C.



# μΑ2240 Programmable Timer/Counter


**Special Function Products** 

#### Description

The µA2240 Programmable Timer/Counter is a monolithic controller capable of producing accurate microsecond to five day time delays. Long delays, up to three years, can easily be generated by cascading two timers. The timer consists of a time-base oscillator, programmable 8-bit counter and control flipflop. An external resistor capacitor (RC) network sets the oscillator frequency and allows delay times from 1 RC to 255 RC to be selected. In the astable mode of operation, 255 frequencies or pulse patterns can be generated from a single RC network. These frequencies or pulse patterns can also easily be synchronized to an external signal. The trigger, reset and outputs are all TTL and DTL compatible for easy interface with digital system. The timer's high accuracy and versatility in producing a wide range of time delays makes it ideal as a direct replacement for mechanical or electromechanical devices.

- ACCURATE TIMING FROM MICROSECONDS TO DAYS
- PROGRAMMABLE DELAYS FROM 1 RC TO 255 RC
- **TTL, DTL AND CMOS COMPATIBLE OUTPUTS**
- TIMING DIRECTLY PROPORTIONAL TO RC TIME CONSTANT
- HIGH ACCURACY 0.5%
- EXTERNAL SYNC AND MODULATION CAPABILITY
- **WIDE SUPPLY VOLTAGE RANGE**
- **EXCELLENT SUPPLY VOLTAGE REJECTION**

# Connection Diagram 16-Pin DIP




(Top View)

#### **Order Information**

Type	Package	Code	Part No.
μA2240	Ceramic DIP	7B	μA2240DM
μA2240C	Ceramic DIP	7B	μA2240DC
μA2240C	Molded DIP	9B	μA2240PC

### **Block Diagram**



#### **Absolute Maximum Ratings**

Supply Voltage	18 V
Output Current	10 mA
Output Voltage	18 V
Regulator Output Current	5 mA
Maximum Power Dissipation,	
Note	
Package Code D (Ceramic)	750 mW
Code P (Molded)	650 mW
Operating Temperature Range	
Military (μA2240)	-55°C to +125°C
Commercial (µA2240C)	0°C to 70°C
Pin Temperature (Soldering)	
Ceramic DIP (60 s)	300°C
Molded DIP (10 s)	260°C

#### Note

Above 25°C ambient derate linearly at 6 2 mW/°C for Package Code D and at 5 3 mW/°C for Package Code P

#### Functional Description

(Figure 1 and Block Diagram, page 1) When power is applied to the  $\mu$ A2240 with no trigger or reset inputs, the circuit starts with all outputs HIGH. Application of a positive-going trigger pulse to TRIG, Pin 11, initiates the timing cycle. The Trigger input activates the time-base oscillator, enables the counter section and sets the counter outputs LOW. The time-base oscillator generates timing pulses with a period T = 1 RC. These clock pulses are counted by the binary counter section. The timing sequence is completed when a positive-going reset pulse is applied to R, pin 10.

Once triggered, the circuit is immune from additional trigger inputs until the timing cycle is completed or a reset input is applied. If both the reset and trigger are activated simultaneously, the trigger takes precedence.

Figure 2 gives the timing sequence of output waveforms at various circuit terminals, subsequent to a trigger input. When the circuit is in a Reset state, both the time-base and the counter sections are disabled and all the counter outputs are HIGH.

In most timing applications, one or more of the counter outputs are connected to the Reset terminal with S1 closed (Figure 3). The circuit starts timing when a trigger is applied and automatically resets itself to complete the timing cycle when a programmed count is completed. If none of the counter outputs are connected back to the Reset terminal (switch S1 open), the circuit operates in an astable or freerunning mode, following to a trigger input.

#### Important Operating Information


- Ground connection is pin 9.
- Reset R (pin 10) sets all outputs HIGH.
- Trigger TRIG (pin 11) sets all outputs LOW.

- Time-base TBO (pin 14) can be disabled by bringing the RC input (pin 13) LOW via a 1 k resistor.
- Normal Time-base Output TBO (pin 14) is a negative-going pulse greater than 500 ns.

Note: Under the conditions of high supply voltages ( $V_{\rm CC} > 7$  V) and low values of timing capacitor ( $C < 0.1~\mu F$ ), the pulse width of TBO may be too narrow to trigger the counter section. This can be corrected by connecting a 300 pF capacitor from TBO (pin 14) to ground (pin 9).

- Reset (pin 10) stops the time-base oscillator.
- Outputs  $O_0 ... O_{128}$  (pins 1-8) sink 2 mA current with  $V_{OL} \le 0.4 \text{ V}$ .
- For use with external clock, minimum clock pulse amplitude should be 3 V, with greater than 1 μs pulse duration.

Fig. 1 Logic Symbol



 $V_{CC} = Pin 16$ GND = Pin 9

Fig. 2 Timing Diagram of Output Waveforms




Fig. 3 Basic Circuit Connection for Timing Applications
Monostable: S1 Closed Astable: S1 Open




Fig. 4 Operation with External Sync Signal



### **Circuit Controls**

#### Counter Outputs (O₀...O₁₂₈, pins 1 thru 8)

The binary counter outputs are buffered open-collector type stages, as shown in the block diagram. Each output is capable of sinking 2 mA at 0.4 V  $V_{OL}$ . In the Reset condition, all the counter outputs are HIGH or in the non-conducting state. Following a trigger input, the outputs change state in accordance with the timing diagram of Figure 2. The counter outputs can be used individually, or can be connected together in a wired-OR configuration, as described in the programming section.

#### Reset and Trigger Inputs (R and TRIG, pins 10 and 11)

The circuit is reset or triggered with positive-going control pulses applied to pins 10 and 11 respectively. The threshold level for these controls is approximately two diode drops ( $\approx 1.4$  V) above ground. Minimum pulse widths for reset and trigger inputs are shown in the Performance Curves. Once triggered, the circuit is immune to additional trigger inputs until the end of the timing cycle.

#### Modulation and Sync Input (MOD, pin 12)

The oscillator time-base period, T, can be modulated by applying a dc voltage to MOD, pin 12 (see Performance Curves). The time-base oscillator can be synchronized to an external clock by applying a sync pulse to MOD, pin 12, as shown in *Figure 4*. Recommended sync pulse widths and amplitudes are also given.

The time base can be synchronized by setting the time-base period T to be an integer multiple of the sync pulse period, T_S. This can be done by choosing the timing components R and C at pin 13 such that:

$$T = RC = (T_s/m)$$

where


m is an integer,  $1 \le m \le 10$ 

Figure 5 gives the typical pull-in range for harmonic synchronization for various values of harmonic modulus, m. For m < 10, typical pull-in range is greater than  $\pm$  4% of time-base frequency.

#### RC Terminal (pin 13)

The time-base period T is determined by the external RC network connected to RC, pin 13. When the time base is triggered, the waveform at pin 13 is an exponential ramp with a period T = 1.0 RC.

Fig. 5 Typical Pull-in Range for Harmonic Synchronization



#### Time-Base Output (TBO, pin 14)

The time-base output is an open-collector type stage as shown in the block diagram, and requires a 20  $k\Omega$  pull-up resistor to pin 15 for proper circuit operation. In the Reset state, the time-base output is HIGH. After triggering, it produces a negative-going pulse train with a period T = RC, as shown in the diagram of Figure 2. The time-base output is internally connected to the binary-counter section and can also serve as the input for the external clock signal when the circuit


is operated with an external time base. The counter section triggers on the negative-going edge of the timing or clock pulses generated at TBO, pin 14. The trigger threshold for the counter section is  $\approx \pm 1.4~\text{V}$ . The counter section can be disabled by clamping the voltage level at pin 14 to ground.

When using high supply voltages ( $V_{\rm CC} > 7$  V) and a small-value timing capacitor ( $C < 0.1~\mu F$ ), the pulse width of the time-base output at pin 14 may be too narrow to trigger the counter section. This can be corrected by connecting a 300 pF capacitor from pin 14 to ground.

# Regular Output (V_{REG}, pin 15)


The regulator output  $V_{REG}$  is used internally to drive the binary counter and the control logic. This terminal can also be used as a supply to additional  $\mu$ A2240 circuits when several timer circuits are cascaded (see *Figure 7*) to minimize power dissipation. For circuit operation with an external clock,  $V_{REG}$  can be used as the  $V_{CC}$  input terminal to power down the internal time base and reduce power dissipation. When supply voltages less than 4.5 V are used with the internal time-base, pin 15 should be shorted to pin 16.

Fig. 6 Cascaded Operation for Long Delays



V_{CC} = Pin 16 GND = Pin 9

Fig. 7 Low Power Operation of Cascaded Timers



V_{CC} = Pin 16 GND = Pin 9

	$V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}, R = 10 \text{ k}\Omega,$	μ <b>A22</b>			μ <b>Α2240C</b>			
Characteristic	Condition	Min	Тур	Max	Min	Тур	Max	Unit
General Characteristics								
Supply Voltage	For $V_{CC} \le 4.5 \text{ V}$ , Short Pin 15 to Pin 16	4.0		15	4.0		15	v
Supply Current								
Total Circuit	$V_{CC} = 5 \text{ V}, V_{TR} = 0, V_{RS} = 5 \text{ V}$ $V_{CC} = 15 \text{ V}, V_{TR} = 0, V_{RS} = 5 \text{ V}$		3.5 12	6.0 16		4.0 13	7.0	mA mA
Counter Only	VCC - 15 V, VIH - 5, VRS - 5 V		1	.0		1.5	'	mA
Regulator Output, V _{Reg}	Measured at Pin 15, V _{CC} = 5 V V _{CC} = 15 V	4.1 6.0	4.4 6.3	6.6	3.9 5.8	4.4 6.3	6.8	V V
Time Base Section								
Timing Accuracy	V _{RS} = 0, V _{TR} = 5 V (Note 1)		0.5	2.0		5.0	5.0	%
Temperature Drift	$egin{array}{ c c c c c c c c c c c c c c c c c c c$		150 80	300		200 80		ppm/°C
Supply Drift	V _{CC} ≥ 8 V (See Curves)		0.05	0.2		0.08	0.3	%/ <b>V</b>
Max Frequency	$R = 1 k\Omega, C = 0.007 \mu F$	100	130			130		kHz
Modulation Voltage Level	Measured at Pin 12 V _{CC} = 5 V V _{CC} = 15 V	3.00	3.5 10.5	4.0	2.80	3.50 10.5	4.20	v v
Recommended Range of Timing Components Timing Resistor, R Timing Capacitor, C	(See Performance Curves)	0.001 0.007		10 1000	0.001 0.01		10 1000	ΜΩ μ <b>F</b>
Trigger/Reset Controls								-
Trigger Trigger Threshold Trigger Current Impedance Response Time	Measured at Pin 11, $V_{RS} = 0$ $V_{RS} = 0$ , $V_{TR} = 2$ V Note 2		1.4 8.0 25 1.0	2.0		1.4 10 25 1.0	2.0	V μΑ kΩ μs
Reset Reset Threshold Reset Current Impedance Response Time	Measured at Pin 10, $V_{TR} = 0$ $V_{TR} = 0$ , $V_{RS} = 2$ V Note 2		1.4 8.0 25 0.8	2.0		1.4 10 25 0.8	2.0	V μΑ kΩ μs
Counter Section		l	15.5	<u> </u>		1	<u> </u>	17
Max Toggle Rate	V _{RS} = 0, V _{TR} = 5 V Measured at Pin 14	0.8	1.5			1.5		MHz
Input Impedance			20			20		kΩ
Input Threshold		1.0	1.4		1.0	1.4		V
Output Rise Time Fall Time Sink Current	Measured at Pins 1 through 8 $R_L = 3 \text{ k}\Omega$ , $C_L = 10 \text{ pF}$ $V_{OL} \le 0.4 \text{ V}$	3.0	180 180 5.0		2.0	180 180 4.0		ns ns mA
Leakage Current	V _{OH} = 15 V	0.0	0.01	8.0	2.0	0.01	15	μA


#### Notes

^{1.} Timing error solely introduced by  $\mu A2240$ , measured as % of ideal time base period of T = 1.00 RC.


^{2.} Propagation delay from application of trigger (or reset) input to corresponding state change in counter output at Pin 1.

#### **Typical Performance Curves**


Supply Current vs Supply Voltage in Reset Condition




Recommended Range of Timing Component Values




Time Base Period vs External RC




Minimum Trigger Pulse Width vs Trigger and Reset Amplitude




Time Base Period Drift vs Supply Voltage




Minimum Trigger/ Retrigger Timing vs Timing Capacitor




Normalized Change in Time Base Period vs Modulation Voltage



Time Base Period vs Temperature



Time Base Period vs Temperature



#### Monostable Operation

#### **Precision Timing**

In precision timing applications, the  $\mu$ A2240 is used in its monostable or self-resetting mode. The generalized circuit connection for this application is shown in *Figure 3*. The output is normally HIGH and goes LOW following a trigger input. It remains LOW for the time duration,  $T_O$ , and then returns to the HIGH state. The duration of the timing cycle  $T_O$  is given as:

$$T_O = nT = NRC$$

where T = RC is the time-base period as set by the choice of timing components at RC pin 13 (see Performance Curves) and n is an integer in the range of  $1 \le n \le 255$  as determined by the combination of counter outputs  $O_0 \dots O_{128},$  pins 1 through 8, connected to the output bus.

#### **Counter-Output Programming**

The binary-counter outputs, O₀ . . . O₁₂₈, pins 1 through 8 are open-collector type stages and can be shorted together to a common pull-up resistor to form a wired-OR connection; the combined output will be LOW as long as any one of the outputs is LOW. The time delays associated with each counter output can be added together. This is done by simply shorting the outputs together to form a common output bus as shown in Figure 3. For example, if only pin 6 is connected to the output and the rest left open, the total duration of the timing cycle, To, is 32 T. Similarly, if pins 1, 5, and 6 are shorted to the output bus, the total time delay is  $T_O = (1 + 16 + 32) T = 49 T$ . In this manner, by proper choice of counter terminals connected to the output bus, the timing cycle can be programmed to be 1 T  $\leq$  T_O  $\leq$  255 T.

#### **Ultra Long Time-Delay Application**

Two  $\mu$ A2240 units can be cascaded as shown in Figure 6 to generate extremely long time delays. Total timing cycle of two cascaded units can be programmed from  $T_O=256$  RC to  $T_O=65,536$  RC in 256 discrete steps by selectively shorting one or more of the counter outputs from Unit 2 to the output bus. In this application, the Reset and the Trigger terminals of both units are tied together and the Unit 2 time base is disabled. Normally, the output is HIGH when the system is reset. On triggering, the output goes LOW where it remains for a total of (256)² or 65,536 cycles of the time-base oscillator.

In cascaded operation, the time-base section of Unit 2 can be powered down to reduce power consumption by using the circuit connection of *Figure 7*. In this case, the V_{CC} terminal (pin 16) of Unit 2 is left open, and the second unit is powered from the regulator output of Unit 1 by connecting the V_{REG} (pin 15) of both units together.

#### **Astable Operation**


The  $\mu$ A2240 can be operated in its astable or freerunning mode by disconnecting the Reset terminal (pin 10) from the counter outputs. Two typical circuits are shown in *Figures 8* and 9. The circuit in *Figure 8* operates in its free-running mode with external trigger and reset signals. It starts counting and timing following a trigger input until an external reset pulse is applied. Upon application of a positive-going reset signal to pin 10, the circuit reverts back to its Reset state. This circuit is essentially the same as that of *Figure 3* with the feedback switch S1 open.

The circuit of Figure 9 is designed for continuous operation. It self-triggers automatically when the power supply is turned on, and continues to operate in its free-running mode indefinitely. In astable or free-running operation, each of the counter outputs can be used individually as synchronized oscillators, or they can be interconnected to generate complex pulse patterns.

#### **Binary Pattern Generation**

In astable operation, as shown in Figure 8, the output of the  $\mu$ A2240 appears as a complex pulse pattern. The waveform of the output pulse train can be determined directly from the timing diagram of Figure 2 which shows the phase relations between the counter outputs. Figures 10 and 11 show some of the complex pulse patterns that can be generated. The pulse pattern repeats itself at a rate equal to the period of the highest counter bit connected to the common output bus. The minimum pulse width contained in the pulse train is determined by the lowest counter bit connected to the output.

Fig. 8 Operation with Trigger and Reset Inputs



V_{CC} = Pin 16 GND = Pin 9

Fig. 9 Free-Running or Continuous Operation






Fig. 10 Binary Pulse Patterns Obtained by Shorting Various Counter Outputs

Q



٤

Fig. 11 Continuous Free-run Operation Examples of Output



V_{CC} = Pin 16 GND = Pin 9



A Schlumberger Company

# μ**A3086** General-Purpose Transistor Array

Special Function Products


### Description

 $\mu$ A3086 contains a differentially connected pair and three individually isolated transistors. The part is designed for general-purpose, low-power applications for consumer and industrial applications.

- LOW INPUT OFFSET VOLTAGE
- WIDEBAND OPERATION
- LOW NOISE
- MATCHED DIFFERENTIAL AMPLIFIER


Absolute Maximum Ratings	<b>Each Transistor</b>
Power Dissipation (Note 1)	
At T _A = 25°C	300 mW
At T _A = 25°C to 55°C	300 mW
At TA = 25°C	750 mW (Note 2)
At TA = 25°C to 55°C	750 mW (Note 2)
Voltages and Currents	
Collector-to-Emitter Voltage,	
V _{CEO}	15 V
Collector-to-Base Voltage,	
$V_{CBO}$	20 V
Collector-to-Substrate Voltage,	
V _{CIO} (Note 3)	20 V
Emitter-to-Base Voltage, V _{EBO}	5 V
Collector Current, IC	50 mA
Temperature Range	
Operating Temperature	-40°C to +85°C
Storage Temperature	-55°C to +125°C
Pin Temperature (Soldering)	
Ceramic DIP (60 s)	300°C
Molded DIP (10 s)	260°C

# Connection Diagram 14-Pin DIP



Order Info	rmation		
Type	Package	Code	Part No.
μA3086	Molded DIP	9A	μA3086PC
μA3086	Ceramic DIP	6A	μA3086DC

# **Logic Diagram**



#### Notes

- 1. Derate at 5 mW/°C for  $T_{A} > 85$ °C.
- 2. Total package.
- Substrate must be connected to the most negative voltage to maintain normal operation.

 $\mu$ A3086 Electrical Characteristics  $T_A = 25\,^{\circ}\text{C}$  unless otherwise specified


Symbol	Characteristic	Condition	Min	Тур	Max	Unit
V _{(BR)CBO}	Collector-to-Base Breakdown Voltage	$I_C = 10 \mu A, I_E = 0$	20	60		v
V _{(BR)CEO}	Collector-to-Emitter Breakdown Voltage	I _C = 1 mA, I _B = 0	15	24		V
V _{(BR)CIO}	Collector-to-Substrate Breakdown Voltage	$I_{\rm C} = 10 \ \mu {\rm A}, \ I_{\rm C} = 0$	20	60		v
V _{(BR)EBO}	Emitter-to-Base Breakdown Voltage	$I_E = 10  \mu A, I_C = 0$	5.0	7.0		v
Ісво	Collector Cutoff Current	V _{CB} = 10 V, I _E = 0		0.002	100	nA
ICEO	Collector Cutoff Current	V _{CE} = 10 V, I _B = 0		See Curve	5.0	μΑ
hFE	Static Forward Current- Transfer Ratio (Static Beta)	$V_{CE} = 3 V$ $I_{C} = 10 \text{ mA}$ $I_{C} = 1 \text{ mA}$ $I_{C} = 10 \mu\text{A}$	40	100 100 54		
	Input Offset Current for Matched Pair Q ₁ and Q ₂  I _{IO1} -I _{IO2}	V _{CE} = 3 V, I _C = 1 mA		0.3		μΑ
V _{BE}	Base-to-Emitter Voltage	$V_{CE} = 3 V$ $I_{E} = 1 \text{ mA}$ $I_{E} = 10 \text{ mA}$		0.715 0.800		v
	Magnitude of Input Offset Voltage for Differential Pair   V _{BE1} -V _{BE2}	V _{CE} = 3 V, I _C = 1 mA		0.45		mV
	Magnitude of Input Offset Voltage for Isolated Transistors   V _{BE3} -V _{BE4}    V _{BE4} -V _{BE5}  ,  V _{BE5} -V _{BE3}	V _{CE} = 3 V, I _C = 1 mA		0.45		mV
$\frac{\Delta V_{BE}}{\Delta T}$	Temperature Coefficient of Base-to-Emitter Voltage	V _{CE} = 3 V, I _C = 1 mA		-1.9		mV/°C
V _{CE(sat)}	Collector-to-Emitter Saturation Voltage	I _B = 1 mA, I _C = 10 mA		0.23		v
ΔV ₁₀   ΔΤ	Temperature Coefficient of Magnitude of Input-Offset Voltage	V _{CE} = 3 V, I _C = 1 mA		1.1		μV/°C
NF	Low Frequency Noise Figure	f = 1 kHz, $V_{CE}$ = 3 V, $I_{C}$ = 100 μA, $R_{S}$ = 1 kΩ		3.25		dB

 $\mu$ A3086 Electrical Characteristics  $T_A = 25$  °C unless otherwise specified


Symbol	Characteristic	Condition	Min	Тур	Max	Unit	
	Low Frequency, Small-Sig	nal Equivalent-Circuit Characteristics					
h _{fe}	Forward Current- Transfer Ratio			110			
h _{ie}	Short-Circuit Input Resistance	6 - 4 May 14		3.5		kΩ	
h _{oe}	Open-Circuit Output Conductance	= 1 kHz, $V_{CE}$ = 3 V, $I_{C}$ = 1 mA		15.6		μmho	
h _{re}	Open-Circuit Reverse Voltage-Transfer Ratio			1.8 x 10 ⁻⁴			
Y _{fe}	Admittance Characteristics: Forward Transfer Admittance	31 – j1.5					
Y _{ie}	Input Admittance	f = 1 MHz, V _{CE} = 3 V, I _C = 1 mA		0.3 + j0.04			
Y _{oe}	Output Admittance		0.001 + j0.03				
Y _{re}	Reverse Transfer Admittance			See Curve			
f _T	Gain-Bandwidth Product	V _{CE} = 3 V, I _C = 3 mA	300	550		MHz	
CEB	Emitter-to-Base Capacitance	V _{EB} = 3 V, I _E = 0		0.6		pF	
ССВ	Collector-to-Base Capacitance	V _{CB} = 3 V, I _C = 0		0.58		pF	
C _{CI}	Collector-to-Substrate Capacitance	V _{CS} = 3 V, I _C = 0		2.8		pF	

### **Typical Performance Curves**


### Noise Figure vs Collector Current



# Noise Figure vs Collector Current




### Noise Figure vs Collector Current




# Typical Performance Curves (Cont.)


# Forward Transfer Admittance vs Frequency




# Input Admittance vs Frequency




# Output Admittance vs Frequency




# Reverse Transfer Admittance vs Frequency




# Collector-to-Base Cutoff Current vs Ambient Temperature for Each Transistor




Collector-to-Emitter
Cutoff Current vs
Ambient Temperature
for Each Transistor




### Static Forward Current-Transfer and Beta Ratio for Transistors Q1, Q2 vs Emitter Current



Base-to-Emitter Voltage Characteristic vs Ambient Temperature for Each Transistor




### Static Base-to-Emitter Voltage and Input Offset Voltage vs Emitter Current




### Typical Performance Curves (Cont.)


### Input Offset Current for Matched Transistor Pair Q1, Q2 vs Collector Current




### Input Offset Voltage for Differential Pair and Paired Isolated Transistors vs Ambient Temperature



# Normalized h Parameters vs Collector Current



# Gain-Bandwidth Product vs Collector Current



# FAIRCHILD

A Schlumberger Company

# μΑ7392 DC Motor Speed Control Circuit

**Special Function** 

#### Description

The  $\mu A7392$  is designed for precision, closed-loop, motor speed control systems. It regulates the speed of capstan drive motors in automotive and portable tape players and is useful in a variety of industrial and military control applications, e.g., floppy disc drive systems and data cartridge drive systems. The device is constructed using the Fairchild Planar epitaxial process.

The  $\mu$ A7392 compares actual motor speed to an externally presettable reference voltage. The motor speed is determined by frequency to voltage conversion of the input signal provided by the tachometer generator. The result of the comparison controls the duty cycle of the pulse width modulated switching motor drive output stage to close the system's negative feedback loop.

Thermal and over-voltage shutdown are included for self-protection, and a "stall-timer" feature allows the motor to be protected from burn-out during extended mechanical jams.

- PRECISION PERFORMANCE
- HIGH-CURRENT PERFORMANCE
- **WIDE RANGE TACHOMETER INPUT**
- THERMAL SHUTDOWN, OVER-VOLTAGE AND STALL PROTECTION
- INTERNAL REGULATOR
- WIDE SUPPLY VOLTAGE RANGE 6.3 V TO 16 V


# Absolute Maximum Ratings

Molded DIP (10 s)

Supply vollage (v +), vg,	
V ₁₀ , V ₁₁	24 V
Regulator Output Current, I8	15 mA
Voltage Applied to Pin 6	
(Tachometer Pulse Timing)	7 V
Voltage Applied Between Pins 3	
and 5 (Tachometer Inputs)	±6 V
Continuous Current through	
Pins 11 and 12 Motor Drive	
Output ON	0.3 A
Repetitive Surge Current through	
Pins 11 and 12 (Motor Drive ON)	1.0 A
Repetitive Surge Current through	
Pins 10 and 11 (Motor	
Drive OFF)	0.3 A
Power Dissipation	Internally Limited
Storage Temperature Range	-55°C to +150°C
Operating Temperature Range	-40°C to +85°C
Pin Temperature (Soldering)	
Ceramic DIP (60 s)	300°C

260°C

# Connection Diagram 14-Pin DIP



(Top View)


#### Order Information

Туре	Package	Code	Part No.
μΑ7392C	Ceramic DIP	6A	μA7392DC
μA7392C	Molded DIP	9A	μA7392PC

#### Thermal Data

Thermal Resistance, Junction to Ambient Molded (9A) 70°C/W Typ, 80°C/W Maximum Ceramic (6A) 100°C/W Typ, 120°C/W Maximum

#### **Block Diagram**



### μ**A7392**

Electrical Characteristics  $V+ = 14.5 \text{ V}, T_A = 25 ^{\circ}\text{C}, \text{ unless otherwise noted}$ 

**Voltage Regulator Section (Test Circuit 1)** 

Characteristic	Condition	Min	Тур	Max	Unit
Power Supply Current	Excluding Current into Pin 11		7.5	10	mA
Regulator Output Voltage		4.5	5.0	5.5	٧
Regulator Output Line Regulation ( $\Delta V_8$ )	V+ from 10 V to 16 V V+ from 6.3 V to 16 V		6.0 12	20 50	mV mV
Regulator Output Load Regulation (ΔV ₈ )	I ₈ from 10 mA to 0		40		mV

Electrical Characteristics V+ = 14.5 V,  $T_A = 25 °C$ , unless otherwise noted

Frequency to Voltage Converter Section (Test Circuit 2)

Characteristic	Condition	Min	Тур	Max	Unit
Tachometer (-) Input Bias Voltage			2.4		V
Tachometer (+) Input Bias Current	$V_5 = V_3$		1.0	10	μΑ
Tachometer Input Positive Threshold	$(V_5 - V_3)$	10	25	50	mV _{pk}
Tachometer Input Hysteresis		20	50	100	mV _{pk-pk}
Pulse Timing ON Resistance	V ₆ = 1 V		300	500	Ω
Pulse Timing Switch Threshold		45	50	55	%V ₈
Output Pulse Rise Time			0.3		μs
Output Pulse Fall Time			0.1		μs
Pulse Output LOW Saturation (V ₇ )			0.13	0.25	٧
Pulse Output HIGH Saturation (V ₈ - V ₇ )			0.12	0.2	v
Pulse Output HIGH Source Current	V ₇ = 1 V	-340	-260	-180	μΑ
Frequency-to-Voltage Conversion Supply Voltage Stability (Note 1)	V _{FV} = 0.25 V ₈ (Note 2) V+ from 10 V to 16 V		0.1		%
Frequency-to-Voltage Conversion Temperature Stability (Note 3)	V _{FV} = 0.25 V ₈ (Note 2) T _A from -40°C to +85°C		0.3		%

Electrical Characteristics V+ = 14.5 V,  $T_A = 25 °C$ , unless otherwise noted

VFV(14.5 V)

## **Motor Drive Section (Test Circuit 3)**

Characteristic	Condition	Min	Тур	Max	Unit
Input Offset Voltage				± 20	mV
Input Bias Current			0.1	10	μΑ
Common-Mode Range		0.8		2.5	٧
Motor Drive Output Saturation	I ₁₁ = 300 mA		1.3	1.6	٧
Motor Drive Output Leakage	V ₁₁ = V ₁₀ = 16 V			5	μΑ
Flyback Diode Leakage	$V_{10} = 16 \text{ V}, V_{11} = 0 \text{ V}$			30	μΑ
Flyback Diode Clamp Voltage	I ₁₁ = 300 mA Motor Drive Output Off		1.1	1.3	v

#### **Notes**

VFV(16 V)

V₈(16 V)

- 1. Frequency-to-Voltage Conversion, Supply Voltage Stability is defined as.
  - x 100%
- 3. Frequency-to-Voltage Conversion Temperature Stability is defined as
  - VFV(85°C) VFV(-40°C) VFV(25°C) x 100% V8(-40°C) Vg(85°C)
- Vg(10 V) 2 VFV is the integrated dc output voltage from the pulse generator (Pin 7)

VFV(10 V)

 $\mu$ A7392 Electrical Characteristics (Cont.) V+ = 14.5 V,  $T_A$  = 25°C, unless otherwise noted


Protective Circuits (1 est Circuit 4)					
Characteristic	Condition	Min	Тур	Max	Unit
Thermal Shutdown Junction Temperature	Note 4		160		°C
Overvoltage Shutdown	Note 4	18	21	24	V
Stall Timer Threshold Voltage	Note 5	2.5	2.9	3.5	V
Stall Timer Threshold Current	Note 5		0.3	3.0	μΑ

#### Notes


- 4 "Motor Drive" circuitry is disabled when these limits are exceeded. If the condition continues for the duration set by the external stall timer components, the circuit is latched off until reset by temporarily opening the power supply input line.
- If stall timer protection is not required, Pin 14 should be grounded.

#### **Typical Performance Curves**


# Overvoltage Shutdown Voltage vs Junction Temperature




### Stall Timer Threshold Voltage vs Junction Temperature




### Stall Timer Threshold Current vs Junction Temperature




## Supply Current vs Supply Voltage



# Regulator Output Voltage vs Supply Voltage




# Regulator Output Voltage vs Junction Temperature




# Typical Performance Curves (Cont.)


# Tachometer Input Hysteresis vs Junction Temperature




# Flyback Diode (D3) Current vs Flyback Diode Voltage



### Motor Drive Output on Current vs Motor Drive Output on Voltage




### Motor Drive Output on Voltage vs Ambient Temperature



### **Test Circuits**


#### **Test Circuit 1**




a

# Test Circuits (Cont.)

### **Test Circuit 2**



### Typical Application Using Magnetic Tachometer





Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
Hi Rel Processing	10
Package Outlines	11
Fairchild Sales Offices	12



# **Hi Rel Processing**

## Hi Rel Processing

High Reliability (Hi Rel) processing to MIL-M-38510 & MIL-STD-883 is performed by a totally dedicated Business Unit within the Linear Division of Fairchild to serve the unique Linear components requirements of our various military customers. Fairchild Linear has been committed to the Linear Hi Rel program for many years and intends to continue to maintain a leadership position in that market segment.

The Hi Rel program offers three levels of processing flows as noted below that would normally satisfy a majority of customer requirements.

- JAN-Level "B"—Full compliance to MIL-M-38510 JAN program & QPL listings as published by Defense Electronics Supply Center (DESC), Ohio
- "QB" Flow
   —Conformance to Level "B" process requirements of MIL-STD-883 to Fairchild MIL temperature range data sheet electricals.
- Class "S" —Compliance to Class "S" process requirements of MIL-M-38510 & MIL-STD-883 including all wafer lot acceptance criteria.

Details of the above flows will be provided in the following pages where each flow will be discussed separately.

## Custom Processing

—While the intent of the Linear Hi Rel program is to standardize as much as possible for cost effective processing around these three flows, certain customer requirements may dictate special processing. These customer requirements are met by "HL" specifications within the Hi Rel organization. These HL's reflect all the unique requirements of a customer drawing and must be separately negotiated with our marketing department for acceptability of device parameters and process requirements before an order is entered by Fairchild.

# JAN Qualified (MIL-M-38510) Level "B" Program

The JAN Program offers the customer a standard of product processing, quality and reliability that is well documented by the manufacturer and monitored by the Defense Electronics Supply Center (DESC) of the U.S. Government. The products are manufactured in the U.S. in a government certified facility to the requirements of MIL-M-38510 and individual product specifications as called out in the MIL-M-38510 "Slash Sheets". The DESC certification is based on standardized documentation for design, processing, test methods, laboratory suitability and personnel training. Facilities and documentation are audited by DESC prior to certification and periodically thereafter.

Fairchild Linear maintains a very active JM 3856 Qualified Products List (QPL) Program and has maintained a leadership position in the total number of Linear QPL's for many years.

An outline of the JAN M38510 Class "B" flow is given in Figure 1.

# Linear 'QB' Flow (MIL-STD-883 Level "B")

Fairchild's 'QB' process flow can fill customer needs when a desired product is not available on JAN QPL or when system requirements call for a cost effective but reliable alternative to the full JAN program. The product is processed to MIL-STD-883 methods as specified in Figure 3. Electrical testing is performed to Fairchild data sheet limits for appropriate electrical grade and Burn-In is performed per Fairchild Standard Schematics.

#### Class "S" Flow

Fairchild Linear offers a complete capability to fulfill all processing requirements of Class "S" at wafer fabrication, assembly and environmental screening and test/finish on selected popular devices. These acceptance criteria meet all requirements called out in MIL-M-38510 and MIL-STD-883 for Class "S" products. It is our intent to standardize the processing of Class "S" products to the 'HS' flow shown in Figures 4A–4C so that customer requirements for Class "S" can be minimized.

# Fig. 1 JAN M38510 Process Flow

g 0/4/1/1/100010	1 TOCC33 I IOW	
MIL-STD-883B Test Methods	Description	Class B
Preseal Visual MTD 2010	Cond. B. Optimum Visual Criteria	Preseal Visual Cond. B
Bond Strength MTD 2011	Bond strength is monitored on a sample basis three times per shift per machine	Bond Strength Cond. D
Seal	Devices are hermetically sealed for compliance to MIL-STD-883 requirements	Seal
High Temp Storage MTD 1008	Cond. C Tstg = 150°C	Bake Cond. C Min 24 Hrs.
Temperature Cycle MTD 1010	Cond. C - 65°/150°C 10 cycles	Temp Cycle Cond. C
Constant Acceleration MTD 2001 (Note 1)	Cond. E 30000 G's X ₁ , X ₂ , Y ₁ , Y ₂	Centrifuge Cond. E Y ₁ Only
Hermetic Seal MTD 1014 (Note 1)	Cond. B Fine-Radiflo 5x10 ⁻⁸ cc/sec Cond. C Gross-FC43/Hot 10 ⁻³ cc/sec or Gross-FC78/Vacuum 10 ⁻⁵ cc/sec	Hermeticity Cond. A/B Cond. C
Pre Burn-in Electrical	25°C dc electrical testing to remove rejects prior to submission to burn-in screen	Pre B/I Elect 25°C dc
Burn-in Screen MTD 1015 (Note 2)	Cond A, Cond B, Cond C Cond D, Cond E, Cond F	Burn In 160 Hrs 125°C
Post Burn-in Electrical	Post Burn-in electrical screening to cull out devices which failed as a result of burn-in. Test Parameters may include 25°C dc, 125°C dc, 55°C dc, 25°C dc, 25°C ac and 25°C Functional tests	Pst B/I Elect 25°C dc 10% PDA Other DC & AC tests per slash sheet requirement
Quality Conformance Inspection MTD 5005	Group A Electrical Characteristics Group B Package oriented Tests Group C Life Tests—Periodic Conformance Group D: Environmental Tests Periodic Conformance	Quality Conformance Gp A and B
External Visual MTD 2009	3X, 10X magnification Verify dimensions, configuration, lead structure, marking and workmanship	External Visual 100%
	Reliability Figure of Merit	15
	Ordering Part Number	JM38510/ 10101BCB
	Part Marking	JM38510/ 10101BCB

# Notes


- 1. Not Applicable for TO-3 Cans
- 2. Time Temperature Curve (method 1015) may be used.
- RELIABILITY Figure of Merit is the Reliability Improvement Factor from RADC Reliability Notebook, Vol. II, RADC-TR-67-108, Table XII-6, page 419.

K 24-pin % x ½ Flatpak

L 24-pin 3/8 x 1/2 Flatpak

X 3-pin TO-5 Can Y 2-pin TO-3 Can Z 24-pin ¼ x % Flatpak

Fig. 2 JAN Part Numbering System



# Linear JAN Generic Part Numbers—Examples

113 D/A Converters

115 Negative Voltage Regulators

117 Adjustable Voltage Regulators

JM38510/	01	02	03	04	05	06	07	08	09	10
101	741	747	101A	108A						
102	723									
103	710	711		111						
104	55107		9614	9615						
106	102									
107	109	78M05	78M12	78M15		7805	7812	7815	7824	
108		3045								
109	555	556								
110	148	149		4136	124					
112	139									
113	DAC08									
115	79M05	79M12	79M15		7905	7912	7915			
117	78MG		117H	117K					,	

#### Note

Dated material. Please contact Fairchild for latest revisions.

# Fig. 3 QB Flow MIL-STD-883 Level-B

MIL-STD-883B Test Methods	Description	Class B
Preseal Visual MTD 2010	Cond. B. Optimum Visual Criteria	Preseal Visual Cond. B
Bond Strength MTD 2011	Bond strength is monitored on a sample basis three times per shift per machine	Bond Strength Cond. D
Seal	Devices are hermetically sealed for compliance to MIL-STD-883 requirements	Seal
High Temp Storage MTD 1008	Cond. C Tstg = 150°C	Bake Cond. C Min 24 Hrs.
Temperature Cycle MTD 1010	Cond. C - 65°/150°C 10 cycles	Temp Cycle Cond. C
Constant Acceleration MTD 2001 (Note 1)	Cond. E 30000 G's X ₁ , X ₂ , Y ₁ , Y ₂	Centrifuge Cond. E Y, Only
Hermetic Seal MTD 1014 (Note 1)	Cond. B Fine-Radiflo 5x10 ⁻⁸ cc/sec Cond. C Gross-FC43/Hot 10 ⁻³ cc/sec or Gross-FC78/Vacuum 10 ⁻⁵ cc/sec	Hermeticity Cond. A/B Cond. C
Pre Burn-in Electrical	25°C dc electrical testing to remove rejects prior to submission to burn-in screen	Pre B/I Elect 25°C dc
Burn-in Screen MTD 1015 (Note 2)	Cond A, Cond B, Cond C Cond D, Cond E, Cond F	Burn In 160 Hrs 125°C
Post Burn-in Electrical	Post Burn-in electrical screening to cull out devices which failed as a result of burn-in. Test Parameters may include 25°C dc, 125°C dc, 55°C dc, 25°C dc, 25°C ac and 25°C Functional tests	Post B/I Elect 25°C dc & Funct 125°C dc - 55°C dc 25°C ac Sample if apply per Data Sheet
Quality Conformance Inspection MTD 5005	Group A Electrical Characteristics Group B Package oriented Tests Group C Life Tests—Periodic Conformance Group D: Environmental Tests Periodic Conformance	Quality Conformance Gp A and B
External Visual MTD 2009	3X, 10X magnification Verify dimensions, configuration, lead structure, marking and workmanship	Generic Data Available Gp C and D

# Notes

- 1. Not applicable for TO-3 Cans.
- 2. Time Temperature Curve (method 1015) may be used.


# **Hi Rel Processing**

## Class "S" Processing

The Linear Division has designed a Class"S" flow for all processing steps from Wafer Fabrication through Assembly, Test, Burn-In and Finish that will meet the requirements of majority of customers as well as the applicable military specifications and thus reduce the need for custom Level "S" process flows.

The flow charts that follow provide the major steps and acceptance criteria utilized for the processes and should form the basis for any Level "S" business negotiations with Linear Marketing. These flow charts will also provide a prospective customer with Fairchild Linear's capabilities in Level "S" processing.


Fig. 4A Class S: Minimum Wafer Lot Acceptance Steps



#### Note

All wafer lot acceptance is done per MIL-STD-883 Method 5007, Table I.


Fig. 4B Class S Assembly Flow



#### Note

Piece part traceability maintained when required.

# 10



#### Note

This is a general overview flow and specific packages may have unique requirements other than specified.




Indices, Cross Reference and Order Information	1
Voltage Regulators	2
Hybrid Voltage Regulators	3
Operational Amplifiers	4
Comparators	5
Interface	6
Data Acquisition	7
Telecommunications	8
Special Functions	9
HI Rel Processing	10
Package Outlines	li
Fairchild Sales Offices	12



# Package Outlines

# 10-Pin Flatpak In Accordance with JEDEC TO-91




# 3F

# Notes

Pins are tin-plated alloy 42 Hermetically sealed alumina package Package weight is 0.26 grams

## 10-Pin Metal Package Similar to JEDEC TO-3




# 1. 197 (39 90) 1. 177 (29 90) GLASS (10 PLACES) 161 (4 09) DIA 2 HOLES 179 179 180 (4 57) 179 150 (3 81) 2 PLACES .525 (13 34) .495 (12 57)

# 5H

#### Notes

Base is heavy gold plated over nickel plated steel
Can is nickel plated steel
Pins are heavy gold plated over nickel plated alloy 52
All pins electrically isolated from case with glass
Package weight is 17 grams
*Similar to JEDEC TO-3 except for number of pins, pin length and pin diameter

# 10-Pin Metal Package In Accordance with JEDEC TO-100



# 5U

#### Notes

Pins are extra heavy gold-plated kovar Ten pins Eyelet is extra heavy gold-plated kovar, glass filled with ceramic standoff Can is grade A nickel

Can is grade a nicke High RTH package

Package weight is 1.32 grams

# 5X

#### Notes

Pins are tin-plated over nickel-plated kovar Nine pins thru, pin 5 is connected to case Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal surface

Can is grade A nickel, tin plated outside surface

Package weight is 1.32 grams

# **5Y**

#### Notes


Pins are tin-plated over nickel plated kovar Ten pins


Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal

Can is grade A nickel, tin plated outside surface

Package weight is 1.32 grams

# 8-Pin Metal Package In Accordance with JEDEC TO-99






## 5W

# Notes

Pins are tin-plated over nickel plated kovar Seven pins thru, pin no 4 connected to case Eyelet is nickel plated kovar, glass filled with ceramic standoff, tin plated outside metal surface Can is grade A nickel, tin plated outside

surface
Package weight is 1 22 grams

# 14-Pin Ceramic Dual In-Line In Accordance with JEDEC TO-116





# 6A, 8A

#### Notes

Pins are tin-plated alloy 42
Pins are intended for insertion in hole rows on 300 (7 620) centers
They are purposely shipped with "positive" misalignment to facilitate insertion board-drilling dimensions should equal your practice for 020 (0 508) diameter pin Hermetically sealed alumina package Package weight is 2 0 grams

# 16-Pin Ceramic Dual In-Line






# 6B, 8B

# Notes

Pins are tin-plated alloy 42
Pins are intended for insertion in hole rows on 300 centers (7 62)
Units are purposely shipped with "positive" misalignment to facilitate insertion
Board-drilling dimensions should equal your practice for .020 (0 508) diameter pin
Hermetically sealed alumina package
Package weight is 2 0 grams
*The 037-027 (0 940-0 686) dimension does not apply to the corner pins

## 40-Pin Ceramic Dual In-Line Side Brazed




# 61

# Notes

Pins material nickel gold-plated kovar Cap is kovar Base is ceramic Cavity size is 310 × 310 Package weight is 6.5 gram

#### 8-Pin Ceramic Dual In-Line



# 6T, 8P

#### Notes


Pins are tin-plated alloy 42
Pins are intended for insertion in hole rows
on 300 centers

Units are purposely shipped with "positive" misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for 020 (0.508) diameter pin


Hermetically sealed alumina package Package weight is 1 0 grams

# 14-Pin Ceramic Dual In-Line Similar to JEDEC TO-116



# 16-Pin Ceramic Dual In-Line

.**785** (19 939)



.015 (0 381)

.020 (0 508)

.016 (0 406)

.037 (0 940)

.027 (0 686) STANDOFF

WIDTH


.110 (2 794)

.030 (2 286)

15°C

0°C

## 24-Pin Ceramic Dual In-Line



# **7**L

# Notes

Pins are tin-plated alloy 42 or equivalent Package material is alumina Pins intended for insertion in hole rows on .600 centers (15.24)

They are purposely shipped "positive"


misalignment to facilitate insertion Cavity size is  $.245 \times .245$  (6.22  $\times$  6.22)

Package weight is 7.1 grams

These dimensions include misalignment and glass over-run etc.

This dimension is measured from centerline to centerline of pins

#### 14-Pin Ceramic Dual In-Line




# **7N**

## Notes

Base is alumina
Lid is gold-plated kovar
Pins are intended for insertion in hole rows
on .300" centers (7.62)

Pins are gold-plated kovar

Board-drilling dimensions should equal your practice for .020 (0.51) inch diameter pin Package weight is 1.3 grams




## **7R**

#### Notes

Pins are nickel gold-plated kovar Cap is kovar Base is ceramic Cavity size is 250 × 250 Package weight is 3.85 gram

# 8-Pin Metal Package Similar to JEDEC TO-3




# 8G


#### Notes

Pins are gold-plated kovar 7 pins through, pin 4 connected to case Package weight is 1 22 grams

I

# 4-Pin Molded Single Wing






## 8Z


#### Notes

Pins are tin plated copper alloy
Mounting tab is electrically insulated from pins
Mounting tab is tin plated copper alloy
Board-drilling dimensions should equal your
practice for 033 (0 84) diameter pins
This package is intended to be mounted with
the tab flush with the top of the P C board or
heat sink A no 4 screw may be used to
secure the package Thermal compound is
recommended

Package material is plastic Package weight is 1.2 grams

# 14-Pin Molded Dual In-Line In Accordance with JEDEC TO-116






#### **9A**


#### Notes


Pins are solder dipped copper alloy
Pins are intended for insertion in hole rows
on 300 (7 62) centers
Units are purposely shipped with "positive"
misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for 020 (0 51) diameter pin Package material is plastic Package weight is 0 9 grams

# 16-Pin Molded Dual In-Line








# **9B**

# Notes


Pins are solder dipped copper alloy
Pins are intended for insertion in hole rows
on 300 (7 62) centers
Units are purposely shipped with "positive"
misalignment to facilitate insertion
Board-drilling dimensions should equal your
practice for 020 (0 51) diameter pin
Package material is plastic

Package weight is 10 grams

#### 8-Pin Molded Dual In-Line



# 3-Pin Molded Package Similar to JEDEC TO-92




#### ΕI


#### Notes

Pins are solder dipped copper alloy
Pin no 2 connected to die pad
Package material is plastic
Package weight is 0 19 gram
*Similar to JEDEC TO-92 except for pin
dimensions

# 16-Pin Ceramic Dual In-Line



# 2-Pin Metal Package Similar to JEDEC TO-39





# FC

#### Notes

Pins are gold plated kovar
Pins 1 and 2 are electrically isolated
with glass
Pin no 3 connected to case
Eyelet is gold plated kovar
Can is grade A nickel
Package weight is 1.23 grams
'Similar to JEDEC TO-39 except for
can height

# 18-Pin Ceramic DIP Side-Brazed





# FD

# Notes

Pins are nickel alloy 42 or kovar

Base is alumina

Cap is alumina

Pins are intended for insertion in hole rows on

.300" centers


Board drilling dimensions should equal your


practice for .020" diameter lead


Pin finishes available—tin or gold plate

Cavity size is  $220 \times 280$ 

# 16-Pin Ceramic Dual In-Line







# FW

#### Notes

Pins are tin-plated alloy 42

Pins are intended for insertion in hole rows on 300" centers

They are purposely shipped with "positive"

misalignment to facilitate insertion

Board-drilling dimensions should equal your practice for .020 inch diameter pin


Hermetically sealed alumina package

Package weight is 2 2 grams

*The 037-.027 (0 940-0 686) dimension

does not apply to the corner pins

# 3-Pin Molded Package Similar to JEDEC TO-220




# GH


# Notes

Pins are solder dipped over nickel plated copper alloy
Pin 2 is electrical contact with the mounting tab
Mounting tab is nickel plated copper alloy
Package material is plastic
Package weight is 2.0 grams

# 4-Pin Metal Package Similar to JEDEC TO-3



## 2-Pin Metal Package Similar to JEDEC TO-3



# GK

#### Notes

Base is nickel plated aluminum
Can is aluminum
Pins are gold plated over nickel plated
alloy 52
All pins electrically isolated from case
with class

Package weight is 7 4 grams


 Similar to JEDEC TO-3 except for number of pins

## GN


#### Notes

Pins 1 and 2 electrically isolated from case Case is third electrical connections

# 2-Pin Metal Package In Accordance with JEDEC TO-3



# 4-Pin Metal Package Similar to JEDEC TO-3



# HJ

## Notes

Base is nickel plated steel
Can is nickel plated steel
Pins are solder dipped over nickel plated
alloy 52

Pins 1 and 2 electrically isolated from case with glass

Case is third electrical connection Package weight is 9 2 grams

# JA

## Notes

Pins are solder dipped alloy 52 All pins electrically isolated from case



Fairchild Sales Offices	12
Package Outlines	11
HI Rel Processing	10
Special Functions	9
Telecommunications	8
Data Acquisition	7
Interface	6
Comparators	5
Operational Amplifiers	4
Hybrid Voltage Regulators	3
Voltage Regulators	2
Indices, Cross Reference and Order Information	

12-2

#### A Schlumberger Company

# Sales **Offices**

# United States and Canada

#### Alabama

Huntsville Office 500 Wynn Drive, Suite 511 Huntsville, Alabama 35805 Tel 205-837-8960

#### Arizona

Phoenix Office 2255 West Northern Road, Suite B112 Phoenix, Arizona 85021 Tel 602-864-1000 TWX 910-951-1544

#### California

Los Angeles Office* Crocker Bank Bldg 15760 Ventura Blvd , Suite 1027 Encino, California 91436 Tel 213-990-9800 TWX 910-495-1776

San Diego Office* 7867 Convoy Court, Suite 312 San Diego, California 92111 Tel 714-279-7961 TWX 910-335-1512

Santa Ana Office* 1570 Brookhollow Drive, Suite 206 Santa Ana, California 92705 Tel 714-557-7350 TWX 910-595-1109

Santa Clara Office* 3333 Bowers Avenue, Suite 299 Santa Clara, California 95051 Tel 408-987-9530 TWX 910-338-0241

# Colorado

Denver Office 7200 East Hampden Avenue, Suite 206 Denver, Colorado 80224 Tel 303-758-7924

#### Connecticut

Danbury Office 57 North Street, #206 Danbury, Connecticut 06810 Tel 203-744-4010

# Florida

Ft Lauderdale Office Executive Plaza, Suite 112 1001 Northwest 62nd Street Ft Lauderdale, Florida 33309 Tel 305-771-0320 TWX 510-955-4098

Orlando Office* Crane's Roost Office Park 399 Whooping Loop Altamonte Springs, Florida 32701 Tel 305-834-7000 TWX 810-850-0152

#### Georgia

Atlanta Sales Office Interchange Park, Bldg 2 4183 N E Expressway Atlanta, Georgia 30340 Tel 404-939-7683

#### Illinois

Itasca Office 500 Park Blvd , Suite 575 Itasca, Illinois 60143 Tel 312-773-3300

#### Indiana

Ft Wayne Office 2118 Inwood Drive, Suite 111 Ft Wayne, Indiana 46815 Tel 219-483-6453 TWX 810-332-1507

Indianapolis Office 7202 N Shadeland, Room 205 Castle Point Indianapolis, Indiana 46250 Tel 317-849-5412 TWX 810-260-1793

#### Kansas

Kansas City Office 8600 West 110th Street, Suite 209 Overland Park, Kansas 66210 Tel 913-649-3974

#### Maryland

Columbia Office 1000 Century Plaza, Suite 225 Columbia, Maryland 21044 Tel 301-730-1510 TWX 710-826-9654

#### Massachusetts

Framingham Office 5 Speen Street Framingham, Massachusetts 01701 Tel 617-872-4900 TWX 710-380-0599

#### Michigan

Detroit Office* 21999 Farmington Road Farmington Hills, Michigan 48024 Tel 313-478-7400 TWX 810-242-2973

#### Minnesota

Minneapolis Office* 4570 West 77th Street, Room 356 Minneapolis, Minnesota 55435 Tel 612-835-3322 TWX 910-576-2944

New Jersey New Jersey Office Vreeland Plaza 41 Vreeland Avenue Totowa, New Jersey 07511 Tel 201-256-9006

#### New Mexico

Albuquerque Office North Building 2900 Louisiana N E South G2 Albuquerque, New Mexico 87110 Tel 505-884-5601 TWX 910-379-6435

#### New York

Fairport Office 815 Ayrault Road Fairport, New York 14450 Tel 716-223-7700

Melville Office 275 Broadhollow Road, Suite 219 Melville, New York 11747 Tel 516-293-2900 TWX 510-224-6480

Poughkeepsie Office 19 Davis Avenue Poughkeepsie, New York 12603 Tel 914-473-5730 TWX 510-248-0030

#### North Carolina

Raleigh Office 1100 Navaho Drive, Suite 112 Raleigh, North Carolina 27609 Tel 919-876-9643

#### Ohio

Dayton Office 5045 North Main Street, Suite 105 Dayton, Ohio 45414 Tel 513-278-8278 TWX 810-459-1803

#### Oklahoma

Tulsa Office 9810 East 42nd Street, Suite 127 Tulsa, Oklahoma 74145 Tel 918-627-1591

#### Oregon

Portland Office 8285 S.W. Nimbus Avenue, Suite 138 Beaverton, Oregon 97005 Tel 503-641-7871 TWX 910-467-7842

#### Pennsylvania

Philadelphia Office 2500 Office Center 2500 Maryland Road Willow Grove, Pennsylvania 19090 Tel 215-657-2711

#### Tennessee

Knoxville Office Executive Square II 9051 Executive Park Drive, Suite 502 Knoxville, Tennessee 37923 Tel 615-691-4011

#### Texas

Austin Office 9027 North Gate Blvd , Suite 124 Austin, Texas 78758 Tel 512-837-8931

Dallas Office 1702 North Collins Street, Suite 101 Richardson, Texas 75081 Tel 214-234-3391 TWX 910-867-4757

Houston Office 9896 Bissonnet-2,, Suite 470 Houston, Texas 77036 Tel 713-771-3547 TWX 910-881-8278

#### Canada

Toronto Regional Office 2375 Steeles Avenue West, Suite 203 Downsview, Ontario M3J 3A8, Canada Tel 416-665-5903 TWX 610-491-1283



A Schlumberger Company

# Sales Offices

# International

#### Australia

Fairchild Australia Pty Ltd Branch Office Third Floor F A I Insurance Building 619 Pacific Highway St Leonards 2065 New South Wales, Australia Tel: v02:-439-5911 Telex AA20053

#### Austria and Eastern Europe

Fairchild Electronics A-1010 Wien Schwedenplatz 2 Tel 0222 635821 Telex 75096

#### Benelux

Fairchild Semiconductor Ruysdaelbaan 35 5613 Dx Eindhoven The Netherlands Tel 00-31-40-446909 Telex 00-1451024

#### Brazil

Fairchild Semiconductores Ltda Caixa Postal 30407 Rua Alagoas, 663 01242 Sao Paulo, Brazil Tel 66-9092 Telex 011-23831 Cable FAIRLEC

#### France

Fairchild Camera & Instrument S A 121, Avenue d'Italie 75013 Paris, France Tel 331-584-55 66 Telex 0042 200614 or 260937

#### Germany

Fairchild Camera and Instrument GmBH Daimlerstrasse 15 8046 Garching Hochbruck Munich, Germany Tel: 089: 320031 Telex: 52 4831 fair d

Fairchild Camera and Instrument GmBH Oeltzenstrasse 15 3000 Hannover W Germany Tel 0511 17844 Telex 09 22922

Fairchild Camera and Instrument GmBH Poststrasse 37 7251 Leonberg W Germany Tel 07152 41026 Telex 07 245711

#### Hong Kong

Fairchild Semiconductor (HK) Ltd 135 Hoi Bun Road Kwin Tong Kowloon, Hong Kong Tel 3-440233 and 3-890271 Telex HKG-531

#### Italy

Fairchild Semiconducttori, S P A Via Flamenia Vecchia 653 00191 Roma, Italy Tel 06 327 4006 Telex 63046 (FAIR ROM)

Fairchild Semiconducttori S P A Viale Corsica 7 20133 Milano, Italy Tel 296001-5 Telex 843-330522

#### Japan

Fairchild Japan Corporation Pola Bidg 1-15-21, Shibuva Shibuya-Ku, Tokyo 150, Japan Tel 03 400 8351 Telex 242173

Fairchild Japan Corporation Yotsubashi Chuo Bldg 1-4-26, Shinmachi Nishi-Ku, Osaka 550, Japan Tel 06-541-6138/9

#### Korea

Fairchild Semikor Ltd K2 219-6 Gari Bong Dong Young Dung Po-Ku Seoul 150-06, Korea Tel 85-0067 Telex FAIRKOR 22705

mailing address
Central P O Box 2806

#### Mexico

Fairchild Mexicana S A Blvd Adolofo Lopez Mateos No 163 Mexico 19, D F Tel 905-563-5411 Telex 017-71-038

#### Scandinavia

Fairchild Semiconductor AB Svartengsgatan 6 S-11620 Stockholm Sweden Tel 8-449255 Telex 17759

#### Singapore

Fairchild Semiconductor Pty Ltd No 11, Lorong 3 Toa Payoh Singapore 12 Tel 531-066 Telex FAIRSIN-RS 21376

#### Taiwar

Fairchild Semiconductor Ltd Hsietsu Bldg , Room 502 47 Chung Shan North Road Sec 3 Taipei, Taiwan Tel 573205 thru 573207

#### United Kingdom

Fairchild Camera and Instrument Ltd Semiconductor Division 230 High Street Potters Bar Hertfordshire EN6 5BU England Tel 0707 51111 Telex 262835

Fairchild Semiconductor Ltd 17 Victoria Street Craigshill Livingston West Lothian, Scotland-EH54 5BG Tel Livingston 0506 32891 Telex 72629

GEC-Fairchild Ltd Chester High Road Neston South Wirral L64 3UE Cheshire, England Tel 051-336-3975 Telex 629701

