Mullard technical handbook

Book four Integrated circuits

Part six

Sinnutius Analog ICs





Analog Data Manual 1982

Signetics reserves the right to make changes in the products contained in this book in order to improve design or performance and to supply the best possible products. Signetics also assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representations that the circuits are free from patent infringement. Applications for any integrated circuits contained in this publication are for illustration purposes only and Signetics makes no representation or warranty that such applications will be suitable for the use specified without further testing or modification. Reproduction of any portion hereof without the prior written consent of Signetics is prohibited.

© Copyright 1982 Signetics Corporation

PREFACE

The Analog Division, one of ten Signetics divisions, is a major supplier of a broad line of Analog integrated circuits ranging from proprietary high performance original designs to many of the more popular industry standard devices and custom designs.

The 1982 Analog Data Manual provides complete technical data on Signetics Analog Division's full line of standard linear, consumer and data conversion integrated circuit products.

Employing Signetics high quality processing and screening standards, the Analog Division is dedicated to providing high quality analog products to our worldwide customers. Our full product line addresses the needs of the EDP, Automotive, Military, Industrial, Consumer and Communication markets.

Our products include a line of wide performance operational and video amplifiers, timers, comparators, A/D and D/A converters, sample/holds, radio and audio circuits, computer and display interface circuits, phase-locked loops, power controllers and transistor arrays.

A few of the more popular original Signetics analog product designs in this data manual include the NE555 timer, NE5534 low noise op amp, NE592 video amplifier, 5018 and 5020 D/A converters, the 5036 and 5037 A/D converters, and the Dolby circuits, the NE648, NE649 and NE650.

Helpful selection and cross reference guides are included to help the designer search for the correct devices. In addition, a packaging section and hi-rel screening for MIL-STD 38510 devices are included. Contact the Signetics sales office, representative or distributor nearest you for further assistance.

Although every attempt has been made to insure the accuracy of the information in this manual, Signetics assumes no liability for inadvertent errors.

Your suggestions for improvement in further editions are welcome.

Signetics Analog Marketing

PRODUCT DELETIONS/ADDITIONS

DELETIONS

| NE5007/5008/SE5008 ¹ NE/SE5009 ¹ | 8-Bit High Speed Multiplying D/A Converter 8-Bit High Speed Multiplying D/A Converter |
|---|--|
| NE5522 | Universal Analog Controller |
| NE/SE5553/5554 | Dual Polarity Regulator |
| SD210/211/212/213/ | - - |

214/215 D-MOS FET Switch N-Channel Enhancement
SD300/303/304 D-MOS FET Dual Gate N-Channel Enhancement
SD305/306 D-MOS FET Dual Gate N-Channel Enhancement

SD5000/5001/5002 D-MOS FET Quad Analog Switch Arrays and Multiplexers

75S107 High Speed Dual Line Receiver 75S108 High Speed Dual Line Receiver

75S207 High Speed Dual Sense Amplifier for MOS Memories 75S208 High Speed Dual Sense Amplifier for MOS Memories

ADDITIONS

| CA3183 | High Voltage Transistor Array | 13-3 |
|------------------|--|-------|
| CA3189 | FM-IF System | |
| DAC-08 | 8-Bit High Speed Multiplying D/A Converter | 11-5 |
| LM1870 | FM Decoder with Stereo/Mono Switching | |
| MC3303/3403/3503 | Quad Low Power Operational Amplifier | |
| NE645/646 | Dolby Noise Reduction Circuit | |
| NE648/649 | Low Voltage Dolby Noise Reduction Circuit | 15-23 |
| NE650 | Dolby B/C Type Noise Reduction Circuit | |
| NE/SA/SE4558 | Dual General Purpose Operational Amplifier | 3-55 |
| NE/SE5034 | 8-Bit General Purpose A/D Converter | |
| NE/SE5036 | 6-Bit A/D Converter (Serial Output) | 11-44 |
| NE/SE5037 | 6-Bit A/D Converter (Parallel Outputs) | 11-49 |
| NE5090 | Addressable Relay Driver | 9-22 |
| NE5520 | LVDT Signal Conditioner | |
| NE/SE5561 | Switch-Mode Power Supply Controller | |

NOTE

1. See DAC-08 Series

| Ordering Information | | · ìx |
|--------------------------------------|---|------|
| Product Status Definitions | | x |
| Section 1 — Indices | | |
| Alphanumeric Index | | 1-1 |
| Analog Selector Guide | | 1-2 |
| | | |
| | | |
| Section 2 — Quality, Reliability and | 1 Assurance | |
| Quality, Reliability and Assuranc | 8 | 2-1 |
| Section 3 — Operational Amplifiers | | |
| | - | 3-1 |
| Symbols and Definitions | | 3-3 |
| | *************************************** | |
| LF355/356 | High Performance JFET Input Operational Amplifiers | 3-7 |
| LM124/224/324/SA534 | General Purpose Single Supply Operational Amplifier | |
| LM301A | High Performance Amplifier | 3-20 |
| LM13600/13600A | Dual Operational Transconductance Amplifier | |
| MC1456/1556 | High Performance Operational Amplifier | |
| MC1458/1558 | General Purpose Operational Amplifier | |
| MC3303/3403/3503 | Quad Low Power Operational Amplifier | |
| NE/SE530/5530 | High Slew Rate Operational Amplifier | |
| NE/SE531 | High Slew Rate Operational Amplifier | |
| NE/SA/SE532/LM158/258/358 | Dual Low Power Operational Amplifiers | |
| NE/SA/SE4558 | Dual General Purpose Operational Amplifier | |
| NE/SE535/5535 | Single or Dual High Slew Rate Operational Amplifier | 3.58 |
| NE/SE538/5538 | Dual High Slew Rate Operational Amplifier | 3.60 |
| NE/SE5512 | Dual High Performance Operational Amplifier | |
| NE/SE5514 | Operational Transconductance Amplifier | |
| NE5517/5517A NE/SE5532/5532A | Internally Compensated Dual Low Noise Operational Amplifier | 3.85 |
| NE/SE5532/5532A | Single and Dual Low Noise Operational Amplifier | |
| NE/SE5533/553A | Single and Dual Low Noise Operational Amplifier | |
| NE/SE5539 | Ultra High Frequency Operational Amplifier | |
| #A741/741C/SA741C | General Purpose Operational Amplifier | |
| μΑ747/747C/SA747C | Dual Operational Amplifier | |
| μ Α748/748 C | General Purpose Operational Amplifier | |
| Section 4 — Video Amplifiers | | |
| Index | | 4-1 |
| | | |
| NE/SE592 | Video Amplifier | |
| μ Α733/733 C | Differential Video Amplifier | 4-9 |
| Section 5 — Timers | | |
| Index | ,, | 5-1 |
| Product Data | | |
| NE/SE555/SE555C | Timer | 5-3 |
| NE/SA/SE556 | Dual Timer | |
| NE/SA/SE556-1/SE556-1C | Dual Timer | |
| NE/SA/SE558 | Quad Timer | 5-12 |

| Section 6 — Power Controllers | | |
|--------------------------------|--|-----|
| | | 6-1 |
| Symbols and Definitions | | 6-3 |
| | | |
| NE/SE5560 | Switched-Mode Power Supply Controller | 6-5 |
| NE/SE5561 | Switched-Mode Power Supply Controller | -10 |
| SG1524/2524/3524 | Regulating Pulse Width Modulator | -16 |
| μ Α723/723C/SA723C | Precision Voltage Regulator 6- | -22 |
| | | |
| Section 7 - Motor Control and | Saneor Circuite | |
| | Construction Control of Control o | 7.1 |
| | ······································ | |
| NE544/644 | Servo Amplifier | |
| NE5044 | | |
| NE5045 | Programmable Seven Channel RC Encoder | |
| NE5046 | Seven Channel RC Decoder | |
| NE5046 NE5520 | Two Channel RC Decoder | |
| NE552U | LVDT Signal Conditioner | -7/ |
| 0.440 | | |
| Section 8 — Comparators | | |
| | | 8-1 |
| | | 8-3 |
| LM111/211/311 | | 8-3 |
| LM119/219/319 | | 8-6 |
| LM139/239/339 | Quad Voltage Comparator 8- | |
| LM193/A/293/A/393/A | Low Power Dual Voltage Comparator | |
| LM2901 | Quad Voltage Comparator | |
| LM2903 | Low Power Dual Voltage Comparator | -16 |
| MC3302 | Quad Voltage Comparator | -11 |
| NE/SE521 | High Speed Dual Differential Comparator/Sense Amp | -19 |
| NE/SE522 | High Speed Dual Differential Comparator/Sense Amp 8- | -23 |
| NE/SE527 | Voltage Comparator 8- | -27 |
| NE/SE529 | Voltage Comparator 8- | -31 |
| | | |
| Section 9 — Interface Products | | |
| | | 9-1 |
| | | 9-3 |
| DS7820/8820 | | 9-3 |
| DS7820A/8820A | | 9-5 |
| DS7830/8830 | | 9-9 |
| MC1488 | Quad Line Driver 9- | -11 |
| MC1489/1489A | Quad Line Receivers | -14 |
| NE590/591 | Addressable Peripheral Drivers | -1€ |
| NE5090 | Addressable Relay Driver | -22 |
| | | |
| Section 10 — Display Drivers | | _ |
| | | |
| -, | | |
| | | |
| NE582-1 | Hex Universal Driver | |
| NE587 | LED Decoder/Driver | |
| NE589 | LED Decoder/Driver | |
| NE/SA594 | Vacuum Flourescent Display Driver | -24 |

| Section 11 - A/D and D/A Conve | rters | | | | |
|--------------------------------|--|--|--|--|--|
| Index | | | | | |
| Symbols and Definitions | | | | | |
| Product Data | | | | | |
| DAC-08 SERIES | 8-Bit High Speed Multiplying D/A Converter | | | | |
| MC1508-8/1408-8/1408-7 | 8-Bit Multiplying D/A Converter | | | | |
| NE/SE5018 | 8-Bit Microprocessor-Compatible D/A Converter | | | | |
| NE/SE5019 | 8-Bit Microprocessor-Compatible D/A Converter | | | | |
| | | | | | |
| NE5020 | 10-Bit Microprocessor-Compatible D/A Converter | | | | |
| NE/SE5034 | 8-Bit General Purpose A/D Converter | | | | |
| NE/SE5036 | 6-Bit A/D Converter (Serial Output) | | | | |
| NE/SE5037 | 6-Bit A/D Converter (Parallel Outputs) | | | | |
| NE/SE5118 | 8-Bit Microprocessor-Compatible D/A Converter-Current Output | | | | |
| NE/SE5119 | 8-Bit Microprocessor-Compatible D/A Converter-Current Output | | | | |
| Section 12 — Sample and Hold C | circuits | | | | |
| | | | | | |
| | 12-3 | | | | |
| | | | | | |
| | | | | | |
| LF398 | Monolithic Sample and Hold Circuit | | | | |
| NE/SE5537 | Sample and Hold Amplifier | | | | |
| Section 13 — Transistor Arrays | | | | | |
| Index | | | | | |
| Product Data | | | | | |
| CA3081/3082 | Seven Transistor Array | | | | |
| CA3183 | High Voltage Transistor Array | | | | |
| ULN2001/2003/2004 | High Voltage/High Current Darlington Transistor Arrays | | | | |
| | | | | | |
| Section 14 — Radio Circuits | | | | | |
| | | | | | |
| Product Data | | | | | |
| CA3089 | FM-IF System | | | | |
| CA3189 | FM-IF System | | | | |
| LM1870 | FM Decoder with Stereo/Mono Switching | | | | |
| MC1496/1596 | Balanced Modulator-Demodulator | | | | |
| TCA440 | AM Receiver Circuit | | | | |
| μ A 758 | FM Stereo Multiplex Decoder, Phase Locked Loop | | | | |
| | | | | | |
| Section 15 — Audio Circuits | | | | | |
| | | | | | |
| | | | | | |
| LM387 | Dual Low-Noise Preamp | | | | |
| NE/SE540 | Power Driver | | | | |
| NE542 | Dual Low Noise Preamp | | | | |
| NE570/571/SA571 | Compandor | | | | |
| NE572 | Programmable Analog Compandor | | | | |
| NE645/646 | Dolby Noise Reduction Circuit | | | | |
| NE648/649 | Low Voltage Dolby Noise Reduction Circuit | | | | |
| | | | | | |
| NE650 | Dolby B/C Type Noise Reduction Circuit | | | | |
| Section 16 — Phase Locked Loop | | | | | |
| | | | | | |
| | 16-3 | | | | |
| | | | | | |
| NE/SE564 | Phase Locked Loop | | | | |
| NE/SE565 | Phase Locked Loop | | | | |
| NE/SE566 | Function Generator | | | | |
| NE/SE567 | Tone Decoder/Phase Locked Loop | | | | |
| NE/3E30/ | Totte Decoder Finase Locked Loop | | | | |

| Section 17 - Military Pro | ducts | | |
|---------------------------|---------------------|------|------------|
| Index | | | 17-1 |
| Military Products/Pr | rocess Levels | | 17-3 |
| Military Selection G | uide | | 17-7 |
| Military Cross Refer | ence | | 17-9 |
| Section 18 — Appendices | 3 | | |
| Index | | | 18-1 |
| Package Outlines | | | 18-3 |
| Ď | | ne | |
| E | Metal Headers | | 18-6 |
| F | Hermetic Cerdio | | 18-7, 8, 9 |
| н | | | |
| I . | Hermetic Side Braze | | 18-11 |
| N | | | |
| w | Harmatia Elet Backs | | 18-16 |

ORDERING INFORMATION

ORDERING INFORMATION

Signetics' Analog integrated circuit products may be ordered by contacting either the local Signetics sales office, Signetics representatives and/or Signetics authorized distributors. A complete listing is located in the back of this manual.

Minimum Factory Order:

Commercial Product: \$1000 per order \$250 per line item per order

Military Product: \$250 per line item per order

Table 1 provides part number information concerning for both Signetics originated products and industry standard products.

Table 2 is a cross reference of both the old and new package suffixes for all presently existing types, while Table 3 and 4 provide appropriate explanations on the various prefixes employed in the part number descriptions.

As noted in Table 3, Signetics defines device operating temperature range by the appropriate prefix. It should be noted however, that devices with a SE prefix (-55°C to +125°C) indicates only its operating temperature range and not its military qualification status. The military qualification status of any analog product can be determined by either looking in the Military Section in this manual and/or contacting your local sales office.

Table 1 PART NUMBER DESCRIPTION

| PART NUMBER | CROSS REF PART NO. | PRODUCT FAMILY | PRODUCT DESCRIPTION | | |
|---|---------------------------|-------------------|--|--|--|
| NE5534N μΑ741C | LM741CJ | ANA ANA | Low Noise OP-AMP General Purpose OP-AMP | | |
| | | | Description of Product Function | | |
| | | ➤ Product Family | ECL Emitter Coupled Logic DTL Diode Transistor Logic ANA Analog Products MOS Metal Oxide Silicon BIM Bipolar Memory Products MIL Military Products TTL Transistor Logic ML2 Military Products | | |
| | ➤ Package TypeSee Table 1 | | | | |
| Device Number and Temperature Range Suffix | | | | | |
| Device Family and Temperature Range Prefix for Industry Standard and Signetics Originated Products—See Table 2. | | | | | |

Table 2 PACKAGE DESCRIPTIONS

| SUFFIX | | PACKAGE | |
|--------|------|-------------------------------|--|
| Old | New | DESCRIPTION2 | |
| A,AA | N | 14-lead plastic DIL | |
| A | N-14 | 14-lead plastic DIL (Selected | |
| 1 1 | | Analog products only) | |
| B,BA | N | 16-lead plastic DIL | |
| - | D | Microminiature package (SO) | |
| (F | F | 14, 16, 18, 22 and 24-lead | |
| | | ceramic (Cerdip) DIL | |
| I,IK | l . | 14, 16, 18, 22, 28 and 4-lead | |
| | | ceramic DIL | |
| K | н | 10-lead TO-100 | |
| L | н | 10-lead high-profile TO-100 | |
| | | can | |
| NA,NX | N | 24-lead plastic DIL | |
| Q,R | Q | 10, 14, 16 and 24-lead | |
| | | ceramic flat | |
| T,TA | н | 8-lead TO-99 | |
| U | U | SIL Plastic power | |
| V | N | 8-lead plastic DIL | |
| W,WJ | W | 10, 14, 16 and 24-lead | |
| 1 | | ceramic (Cerpac) flat | |
| XA | N | 18-lead plastic DIL | |
| xc | N | 20-lead plastic DIL | |
| xc | N | 22-lead plastic DIL | |
| XL,XF | N | 28-lead plastic DIL | |
| L | | | |

Table 3 DEVICE TEMPERATURE

| PREFIX | DEVICE TEMPERATURE RANGE | | | |
|--------|--------------------------|--|--|--|
| N- | 0° to +70°C | | | |
| S- | -55° to +125°C | | | |
| NE- | 0° to +70°C | | | |
| SE- | -55° to +125°C | | | |
| SA | -40° to +85°C | | | |
| su | -25° to +85°C | | | |

Table 4 FAMILY PREFIX

| I able 4 FAMILY PREFIX | | |
|------------------------|--|--|
| PREFIX | DEVICE FAMILY | |
| CA | Linear Industry Standard | |
| DS | Linear Industry Standard | |
| JВ | Mil Rel-Jan Qualified Old Designator | |
| JM | Mil Rel—Jan Qualified— New Designator | |
| LH | Linear Industry Standard | |
| LM | Linear Industry Standard | |
| М | Mil Rel-Jan Processed | |
| MC | Linear Industry Standard | |
| SD | Linear DMOS | |
| μА | Linear Industry Standard | |
| ULN | Linear Industry Standard | |
| | | |

PRODUCT STATUS DEFINITIONS

DEFINITION OF TERMS

| Data Sheet Identification | Product Status | Definition |
|-------------------------------|-------------------------------|--|
| Preview | Formative or In Design | This data sheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Advance Information | Sampling or Pre-Production | This data sheet contains advance information and specifications are subject to change without notice. |
| Preliminary | First Production | This data sheet contains preliminary data and supplementary data will be published at a later date. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |
| No Identification Noted | Full Production | This data sheet contains final specifications. Signetics reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. |

Section 1 Indices

ALPHA/NUMERIC INDEX

| Paula a | Barden | 04/0 | Davisa | Castion/Baga |
|------------------------------|---------|----------------|-------------------------------------|--------------|
| Device Section/Page CA3081 | Device | Section/Pag | | Section/Page |
| CA3082 | | | | 6-22 |
| CA3089 14-3 | | 7. | | 7-100 |
| CA3183 13-6 | | 7-1 | SA747C | 3-111 |
| CA3189 14-8 | | | | |
| DAC-08 | | | | |
| DAC-08A 11-5 DAC-08C 11-5 | | | | |
| DAC-08E | | | | |
| DAC-08H 11-5 | | 8-2 | | 11-49 |
| D\$7820 9-3 | | 8-2 | | 11-54 |
| DS7820A 9-5 | | | | 11-58 |
| DS7830 9-9 | | | | 8-19 |
| DS8820 | | | | 8-23 8-27 |
| DS8820A 9-5 DS8830 9-9 | | | | 8-31 |
| LF355 | | | | 3-40 |
| LF356 3-7 | | 15- | | 3-45 |
| LF398 | | 15-1 | | 3-51 |
| LM111 8-3 | | | | 3-57 |
| LM119 8-6 LM124 3-16 | | | | |
| LM13600 3-10 | NE5517 | | | |
| LM13600A 3-24 | | | | |
| LM139 8-1 | NE5520 | 7-1 | 7 SE5530 | 3-40 |
| LM158 | | | | 3-85 |
| LM1870 14-13 | | | | |
| LM193 | | | | 3-91 3-91 |
| LM211 8-3 | | | | |
| LM219 8-6 | | | | |
| LM224 3-16 | | | | 3-57 |
| LM239 8-11 | | | | |
| LM258 3-51 LM2901 8-11 | | | | |
| LM2903 8-16 | | 3.9 | | 5-3 |
| LM293 8-16 | | | | 5-3 |
| LM293A 8-16 | | 5- | | 5-6 |
| LM301A | | 5- | | 5.9 5.9 |
| LM311 8-3 LM319 8-6 | | 6- 6-1 | | 5-9 6-5 |
| LM324 3-16 | | | | 6-10 |
| LM339 8-1 | | 16- | | 5-12 |
| LM358 3-51 | | 16-1 | | 16-5 |
| LM387 15-3 | | 16-1 | | |
| LM393 | | | | 16-77 |
| MC1408-711-13 | | | | |
| MC1408-8 | | 15-1 | 7 SG1524 | 6-16 |
| MC1456 | | . <i>.</i> 16- | | 6-16 |
| MC1458 | | | | 6-16 |
| MC1488 | | 10-1 | | |
| MC1489A | | | | |
| MC1496 | | 4- | 3 ULN2004 | 13-9 |
| MC1508-811-13 | | 10-2 | | 6-22 |
| MC1556 | | | | 6-22 4-9 |
| MC1558 | | 15-1 | | |
| MC3302 8-11 | | | 3 μ Α741 | 3-106 |
| MC3303 | NE649 | 15-2 | 3 μA741C | |
| MC3403 | | | 7 μ Α747 | 3-111 |
| MC3503 | | | 1 μ Α/47C 6 μ Δ74Ω | 3-111 |
| NE5018 | | | | |
| NE501911-24 | SA556-1 | | 9 μ Α758 | 14-27 |
| NE502011-29 | | 5-1 | | |
| NE5034 | SA571 | | 5 | |

SIGNETICS ANALOG SELECTOR GUIDE

OPERATIONAL AMPLIFIERS

| DEVICE 0 | COM | TEMP. | ニット | MAX. INPUT VOLTAGE | MAX. INPUT CURRENT | NPUT | MIN. A VOL | TYP. BW | TYP. | DIFF. | TYP. C | TYP. COMMON MODE REJ. VOLT. | TYP. | SUPPLY VOLT. TYP. | | OUTPUT | MAX. SUPPLY | MIN. OUTPUT | INT. | INPUT |
|----------|-------|----------|----------------|-----------------------|-----------------------|--------------|---------------|---------|----------------|---------------------|---------------|--------------------------------|-------|----------------------|----------------------|---------------------------------|----------------|--------------------|------------|----------------|
| ב ∤ | _ | HANGE | Offset (mV) | Drift ("VI°C) | Offset (nA) | Bias (nA) | (V/mV) | (MHz) | RATE (VIµs) | S C | Ratio (dB) | Range (V) | (gg) | S. S. | Max. (V) | (mA) | CURR. | VOLT. SWING (V) | SATION | VOLT. |
| 0) | Sing | Ind. | 30 | 30 | 5pA■ | 0.1▲ | 25 | 1.0 | 0.9 | 0E + | 8 | #11 | 8 | 9+ | ± 20 | 5.0 | 8.0▲ | ± 12 | yes | |
| ٠, ر | Sing | ă . | ଚ ; | 50 | 5pA | 3.0 | 20 | 1.0 | 0.9 | ± 30 | 8 | +1 | 88 | 9+ | ± 18 | 9.0 | 5.5▲ | ± 12 | yes | |
| , 0) | Sing | ji të | 3.0 | . £ | 2 R | 8 6 | 8 8 | 3.0 | 8 8 | 8 8 | 8 8 | + + 13 | 6 8 | + 15 | + + & & | 25. 25. 25. 25. 25. | 3.0 | ± ± 5 | yes | |
| Ľ | Sino | ž | 3.0 | ž | ۶ | 3 | , | | | 1 | 1 | | | 2 ! | 2 | | 95 | 71.7 | ea. | |
| NE538 | è ici | - | 9.0 | 2 4 | 2 8 | 3 8 | 0 8 | 0.0 | 3 8 | 99 | S 8 | + E 4 | 2 1 | + 12 | ± 22 | 25▲ | 3.6 | ± 12 | yes | |
| | Sing. | EX | 4.0.▶ | ; | 300€ | 1500 | 30.5 | 10.0 | 3 5 | H + | 3 5 | 2 5 | 5 5 | + + | P (| ▼ 02 | 2.2 | ÷ 15 | yes | į |
| | Sing | Ξ | 3.0 | | 200 | 1500 | 25 | 10.0 | 13 |) in | 8 8 | 1 + 5 | \$ \$ | າ ຄ H +H | 1 7 7 | 38 | 9.0 | + + | yes | 4. 4. U. 7. |
| <i>s</i> | Sing. | .puq | 30 | | ● 90:0 | 10.0 | €009 | 1.0 | 0.9 | + 30 | 8 | + 15 | 8 | 4 | +22 | 0.5 | 408 | 1 13 | , , | |
| v) | Sing. | Ē | 0.9 | | 200 | 1500 | 52 | 1.0 | 0.5 | 30 | 6 | 1 +1 | 8 |) H | 1 52 | 0.50 | 2.5 | + + | , do | |
| us or. | Sing. | p E | 7.5 | | 900 | 900 | ئ ئ | 0.1 | 0.5 | + 30 | 8 6 | ± 13 | 90 5 | £ 1 | # 18 | 5.0 | 2.8▲ | # 12 | yes | |
| 1 | , | | 3 | | 3 | 000 | 6 | 2 | 0.5 | F | 9 | #13 | န | က #I | ±22 | 5.0 | 2.8 | ± 12 | 20 | |
| () (| Sing. | p : | 7.5 | | 900 | 800 | 55 | 1.0 | 0.5 | + 30 | | ± 13 | 96 | # | + 18 | 5.0 | 5.8 | ± 12 | ou | |
| | la C | ž ž | 0. 6 | • • | 9 4 | 300 | 52 ; | 0. 5 | | 35 | _ | Vs-1.5 | 9 | 9 | 30 | 6 | 5.0 | Vs-2 | yes | |
| ٠ ـــ | Dual | ig i | 0.6 | | 55 | 200 | <u>υ</u> τ | 5 0 | | 3 8 | 8 8 | Vs = 1.5 | 8 5 | m m | 8 8 | 6 6 | 5.0 | VS-2 | yes | |
| Ľ | Juai | ind. | 7.5 | | 300 | 800 | 5 | 1.0 | 0.8 | 98+ | T | 5 + | ş | , | 1 12 | 5.0 | 484 | , ; | 201 | |
| ٠ | Dual | Σ | 0.9 | | 200 | 1500 | 25 | 1.0 | 0.5 | + 30 | 06 | 13 | 8 | ر ا ا | + 22 | 200 | 200 | 1 5 | yes. | |
| | Dual | Ext. | 7.5 | | 200 | 1500 | 15 | 1.0 | 9.0 | ∓ 30 | 8 | # 13 | 06 | +3 | ± 18 | 5.0 | 5.0▲ | # 12 | yes | |
| _ | Jual | Jud | 7.5 | 7. | 150 | 200 | 15 | 1.0 | | 35 | | Vs - 1.5 | 100 | က | 8 | 40 | 1.2 | Vs-2 | yes | |
| | Oual | Ext. | 7.5 | 7.5 | 150 | 900 | 15 | 1.0 | | 32 | | Vs-1.5 | 92 | က | 8 | 40 | 1.2 | Vs-2 | yes | |
| ء د — | Jua! | ž 2 | 2.0 | • / | 8 8 | 300 | 52 | 0. | | 35 | | Vs-1.5 | 100 | က | 8 | 40 | 1.2 | VS-2 | yes | |
| | Dual | i g | 7.5 | | 300 | 008 | 5 5 | 5 6 | 0.5 | 8 8 8 8 | S S | + + | S S | # + | ± 52 4 4 | 5.0 | E E | ± 12 | yes | |
| Ľ | Sual | Mil | 3.0 | 55 | 20 | 60 | 25 | 0,1 | 5 | + 30 | s | + | 5 | ŕ | 3 | , u | 33 | : 5 | 3 | |
| | Dual | Ind. | 0.9 | • 9 | 88 | 200 | 25 | 0.1 | 5 | 90 + | - 06 | 1 +1 | 2 2 | 9 + + | + 18 | 200 | 20.0 | H + | yes yes | |
| 0 | had | ž | 2.0 | 7. | 100 | 300 | 25 | 1.0 | | 32 | | Vs - 1.5 | 100 | ო | 8 | 9 | 2.0 | Vs-2 | sex | |
| ° | nad | EX. | 0.0 | • | 150 | 200 | 15 | 1.0 | | 32 | | Vs-1.5 | 100 | ၈ | 8 | 40 | 5.0 | √S-2 | yes | |
| 0 | nad | lud. | 9.0 | • 2 | 150 | 200 | 15 | 1.0 | | 32 | | VS-1.5 | 100 | е | 8 | 64 | 2.0 | Vs-2 | yes | |
| 3 0 | Den: | | 0.6 | • • | 150 | 200 | £ ; | 0, 0 | | 35 | | Vs-1.5 | 92 | e . | 8 | 40 | 2.0 | VS-2 | yes | |
| | Duat | ¥ i | 3.0 | 55 | 3 8 | 9 6 | 25 55 | 0.8 | 8 | 92 + | £ 8 | VS-1.5 ±13 | § 5 | 3 + 15 | - 75 + 75 + 76 | 55 ±0 | 3.6 | Vs-2 +12 | yes | |
| Ľ | lan | Ind. | 0.0 | • | 8 | 200 | 25 | 6.0 | ✝ | + 30 | 8 | ± 13 | 70 | + | 1 18 | 25▲ | 2.2 | + 12 | ves. | |
| _ | Dual | ž | 3.0 | ŧ | 20 | 100 | 52 | 3.0 | _ | _ | ■06 | | 02 | | + 22 | | 3.6 | t # | xex | |
| | Dual | ng Di | 6.0 | • | 8 g | 700 | £ 52 | 3.0 | £ 4 | ± 30 | 1 06 | | 2 8 | e ا | # 1 8 | | 2.2 | ± 13 | yes | |
| Ι΄ | | | † | 1 | | | | 2 | \dagger | GH CH | 3 | | 8 | - | 77 | | ۽ | ۲ ا | yes | و |
| | Dual | <u> </u> | 5.0 | | 400 | 2000 | 15 | 우 | £ . | ا ا ا | 8 | | 8 8 | + 2 | ± 22 | _ | 80 | ± 15 | yes | 4.5 |
| ō — | pen | ī. | 5. | _ | | , & | 3 % | | | | - 00 | | 3 8 | | 0 4 + + | | 2.5 | 20 00 H + | | 8 8 |
| <u> </u> | laal | lnd. | 2.0 | | 200 | 200 | | | 0.5 | | 5 | | | _ | - - | _ | ! | 01 + | | 3 |
| ő | Quad | Ind, | 10 | | 75 | 900 | | | 9.0 | - | 8 | | 30 | | | | | # 18 | | |
| | | | | | | | | | | | | | | 1 | 1 | | | | | |

NOTES

1. Millager; – 55°C to + 125°C

Extended: – 25°C to + 85°C

Industrial: 0°C to + 70°C

2. Specifications guaranteed over full temperature range unless otherwise indicated by the following marks:

- Specifications quaranteed over full temperature range — A Guaranteed at 25°C

- Typical over full temperature range — A Guaranteed at 25°C

- Typical over full temperature range — A Guaranteed at 25°C

SIGNETICS ANALOG SELECTOR GUIDE

COMPARATORS

| | COM- | TEMP. | MAX. INP. | | . INP. | SUPPLY | RESPONSE | COMMON | OUTPU | T VOLT. | OUTPUT STRUC | VOLT. | TTL | MAX. DIFF. | PACK |
|---------------------|--------|--------|---------------|-------------|---------------|----------------|---------------------|------------------------|-----------------------------|-----------------------------|-----------------|------------------|--------|--------------|-------|
| DEVICE | | RANGE* | VOLT. (mV) | Blas μA) | Offset μA) | VOLTAGE (V) | TIME (TYP.) (ns) | VOLTAGE RANGE (V) | V _{OL} Max. (V) | V _{OH} Min. (V) | TURE | (TYP.) (V/mV) | FANOUT | VOLT. (V) | AGES |
| LM111 ¹ | Single | м | 4.00 | 0.15 | 0.02 | ± 15 | 200 | ± 14 | 0.4 | [| O.C. | 200 | 5 | ± 30 | F,T |
| LM211 | Single | E | 4.00 | 0.15 | 0.02 | to | 200 | ± 14 | | O.C. | 200 | 5 | ± 30 | F,N,T | |
| LM311 | Single | lī | 10.0 | 0.30 | 0.07 | +5 and GND | 200 | ± 14 | 0.4 | | O.C. | 200 | 5 | ± 30 | F,N,T |
| NE527 ² | Single | l i | 10.0 | 4.00 | 1.00 | ±5 to ±15 | 16 | ±6 | 0.5 | 2.7 | TTL | 1 | 5 | ±5 | F,K,N |
| SE527 | Single | lй | 6.00 | 4.00 | 1.00 | and GND | 16 | ±6 | 0.5 | 2.5 | TTL | ļ | 5 | ±5 | F,K |
| NE529 ² | Single | lπ | 10.0 | 50.0 | 15.0 | ±5 to ± 15 | 12 | ±6 | 0.5 | 2.7 | TTL | 1 | 5 | ±5 | F,K,N |
| SE529 | Single | Ìй | 6.00 | 36.0 | 9.00 | and GND | 12 | ±6 | 0.5 | 2.5 | TTL | | 5 | ± 5 | F,K |
| LM119 ¹ | Dual | м | 7.00 | 1.00 | 0.10 | ± 15 | 80 | ± 13 | 0.6 | l | 0.C. | 40 | 2 | ±5 | K,F |
| LM219 | Dual | ΪË | 7.00 | 1.00 | 0.10 | to | 80 | ± 13 | 0.6 | | O.C. | 40 | 2 | ±5 | K,F |
| LM319 | Dual | Ιī | 10.0 | 1.20 | 0.30 | ±5 and GND | 80 | ± 13 | 0.6 | 1 | O.C. | 40 | 2 | ±5 | F,K,N |
| LM193 ³ | Dual | м | 9.00 | 0.30 | 0.10 | ±1 to ±18 | 1300 | 0 to V _S -2 | 0.7 | 1 | O.C. | 200 | 2 | 36 |] T |
| LM293 | Dual | E | 9.00 | 0.40 | 0.15 | or | 1300 | 0 to V _S -2 | 0.7 | | O.C. | 200 | 2 | 36 | N,T |
| LM393 | Dual | Ī | 9.00 | 0.40 | 0.15 | +2 to +36 GND | 1300 | 0 to V5-2 | 0.7 | ł | O.C. | 200 | } 2 | 36 | N,T |
| LM2903 | Dual | E | 15.0 | 0.50 | 0.20 | • | 1300 | 0 to V _S -2 | 0.7 | | O.Ç. | 100 | 2 | 36 | N,T |
| NE5214 | Dual | Ī | 10.0 | 40.0 | 12.0 | + 5, - 5 GND | 7 | ± 3 | 0.5 | 2.7 | TTL | ļ | 12 | ±6 | F,N |
| NE522 | Dual | l i | 10.0 | 40.0 | 12.0 | +5, -5, GND | 9 | ±3 | 0.5 | ł | O.C. | | 12 | ±6 | F,N |
| LM139 ³ | Quad | м | 9.00 | 0.30 | 0.10 | l | 1300 | 0 to V _S -2 | 0.7 | ľ | O.C. | 200 | 2 | 36 | F,N |
| LM239 | Quad | Ε | 9.00 | 0.40 | 0.15 | ±1 to ±18 or | 1300 | 0 to V _S -2 | 0.7 | ì | O.C. | 200 | 2 | 36 | F,N |
| LM339 | Quad | Ιī | 9.00 | 0.40 | 0.15 | + 2 to + 36 | 1300 | 0 to V _S -2 | 0.7 | 1 | O.C. | 200 | 2 | 36 | F,N |
| LM2901 | Quad | Ε | 15.0 | 0.50 | 0.20 | { | 1300 | 0 to V _S -2 | 0.7 | 1 | O.C. | 100 | 2 | 36 | N |
| MC3302 ³ | Quad | Ē | 40.0 | 1.00 | 0.20 | +2 to +28 GND | 2000 | 0 to V _S -2 | 0.4 | 1 | O.C. | 30 | 2 | 28 | N |

NOTES

1. With strobe; will work from single supply
2. Complementary output gates with individual strobes.
3. Will operate from single or dual supplies.

4. Ultra high speed

*Temperature Range

E = Extended I = Industrial

M = Military

D/A CONVERTERS

| | | | | OUTPUT | | INT. | INT. | PAC | KAGE | TEMPERATU | RE RANGE | RELIAB | ILITY |
|----------|--------|--------|---|--------|---|------|-------|-----|------|-----------|----------|---------|----------|
| PRODUCT | # BITS | ACC. % | v | ı | T | REF. | LATCH | N | F | Com'l. | Mil. | SURE II | SUPR II |
| MC1408-6 | 8 | .78 | | × | | | | х | × | х | | х | |
| MC1408-7 | 8 | .39 | | х | | | | Х | Х | × | | × | Х |
| MC1408-8 | 8 | .19 | | х | | | | × | × | X | | х | × |
| MC1508-8 | 8 | .19 | | × | | | | | × | | X | х | Х |
| DAC-08C | 8 | .39 | | × | x | | | × | Х | Х | | X | X |
| DAC-08E | 8 | .19 | | × | × | | | × | × | Х | | × | X |
| DAC-08H | 8 | .1 | | × | х | | | X | Х | Х | | X | X |
| DAC-08 | 8 | .19 | T | х | X | | | | X | | × | × | X |
| DAC-08A | 8 | .1 | | x | X | | | | Х | | х | х | х |
| NE5018 | 8 | .19 | × | | | х | × | х | X | Х | | × | × |
| NE5019 | 8 | .t | X | | | X | х | × | × | × | | × | X |
| SE5018 | 8 | .19 | × | 1 | | X | х | | х | | X | × | X |
| SE5019 | 8 | .1 | × | 1 | | Х | Х | | Х | | × | × | × |
| NE5118 | 8 | .19 | | × | | × | X | × | х | X | | X | <u> </u> |
| NE5119 | 8 | .1 | | х | | Х | х | х | Х | x | | X | |
| SE5118 | 8 | .19 | | × | 1 | × | х | | Х | | Х | × | |
| SE5119 | 8 | .1 | | × | | х | х | | Х | | × | × | L |
| NE5020 | 10 | .1 | X | T | | × | X | × | × | Х | | X | |

ANALOG CROSS REFERENCE GUIDE

| <u> </u> | | ANA | LOG CROSS | REFEREN | CE | | |
|--------------------|------------|--------|-------------|----------|----------------|-----------|-----------|
| Manufacturer | T.I. | AMD | FAIRCHILD | INTEL | MOTOROLA | NATIONAL | SIGNETICS |
| | TE | MPERAT | URE RANGE (| CROSS RE | FERENCE | | |
| Commercial | 72, 74, 75 | С | С | _ | 14, 34, 86 | 3, 86, 88 | NE |
| Military | 52, 54, 55 | М | M | M | 15, 35, 96 | 1, 96, 78 | SE |
| | | PACI | KAGE CROSS | REFEREN | ICE | | |
| Hermetic DIP | J | D | D | C, D | Ĺ | D | F-FE |
| Molded DIP | N | Р | P | P | P ₂ | N | N |
| Mini-Molded DIP | P | T | T | - | P ₁ | N | N |
| Metal Can | L | н | Н | - | G, R | н | н |
| Small Outline (SO) | _ | l – I | _ | - | D | _ | D |

PART NUMBER CROSS REFERENCES

| TYPE TO BE | | | HUSS REFERENC | | |
|------------------------|--------------------------|---------------------|--------------------------|------------------------|--------------------------|
| TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | SIGNETICS REPLACEMENT |
| AD741CN | μΑ741CN | CA741CE | μΑ741CN | LM239N | LM239N |
| AD559JD | MC1408-8F | CA741CF | μΑ741CFE | LM258JG | LM258FE |
| AD559K | MC1408-8F | CA741F | μΑ741FE | LM258P | LM258N |
| AD559KD | MC1408-8F | CA747CF | μΑ747CF | LM293P | LM293N |
| AD559S | MC1508-8F | CA747F | μΑ747CF μΑ747F | LM301AJG | LM301AFE |
| AD559SD | MC1508-8F | CA748CE | μΑ748CN | LM311D | LM301AFE |
| AM555DC | NE555F | CA748CF | μΑ748CN μΑ748CF | LM311J | |
| AM555DM | SE555F | CA748F | μΑ748CF μΑ748F | LM311J | LM311F |
| AM555HC | NE555H | CA1458E | μΑ746F MC1458N | | LM311F |
| AM555HM | SE555H | CA1458F | | LM311JG | LM311FE |
| AM555TC | NE555N | | MC1458FE | LM311N | LM311N |
| AM723DC | | CA3081E | CA3081N | LM311P | LM311N |
| | μA723CF | CA3082E | CA3082N | LM319D | LM319F |
| AM723DM | μ A723F | CA3183E | CA3183N | LM319J | LM319F |
| AM741DC | μA741CFE | DAC-08A | DAC-08A/SE5009 | LM319N | LM319N |
| AM741DM | μ Α741FE | DAC-08 | DAC-08/SE5008 | LM324J | LM324F |
| AM747DC | μA747CF | DAC-08H | DAC-08H/NE5009 | LM324N | LM324N |
| AM747DM | μ Α747 F | DAC-08E | DAC-08E/NE5008 | LM339J | LM339F |
| AM748DC | μA748CF | DAC-08C | DAC-08C/NE5007 | LM339N | LM339N |
| AM748DM | μA748F | DS1488J | MC1488F | LM358H | LM358H |
| AMLM211D | LM211F | DS1489AJ | MC1489AF | LM358JG | LM358FE |
| AMLM311D | LM311F | DS1489J | MC1489F | LM358L | LM358H |
| CA111F | LM111F | LM111D | LM111F | LM358N | LM358N |
| CA124F | LM124F | LM111J | LM111F | LM358P | LM358N |
| CA139AF | LM139AF | LM119D | LM119F | LM361D | NE529F |
| CA139F | LM139F | LM119J | LM119F | LM361H | NE529H |
| CA211F | LM211F | LM124D | LM124F | LM361J | NE529F |
| CA224F | LM224F | LM124J | LM124F | LM361N | NE529N |
| CA239AF | LM239F | LM139D | LM139F | LM381N | LM381N |
| CA239F | LM239F | LM139J | LM139F | LM382N | LM382N |
| CA301AF | LM301AFE | LM158JG | LM158FE | LM387N | LM387N |
| CA311F | LM311F | LM161D | SE529F | LM393N | LM393N |
| CA324E | LM324N | LM161H | SE529H | LM393P | LM393N |
| CA324F | LM324F | LM161J | SE529F | LM555CH | NE555H |
| CA339E | LM339N | 1LM211D | LM211F | LM555CN | NE555N |
| CA339F | LM339F | LM211J | LM211F | LM555H | SE555H |
| CA555CE | NE555N | LM219D | LM219F | LM556CD | NE556F |
| CA555CF | NE555F | LM219J | LM219F | LM556CJ | NE556F |
| CA555CT | NE555H | LM224D | LM224F | LM556CN | NE556N |
| CA555F | SE555F | LM224J | LM224F | LM556D | SE556F |
| CA555T | SE555H | LM224N | LM224N | LM556J | SE556F |
| CA723CE | μA723CN | LM239D | LM239F | LM565CH | NE565H |
| CA723E | μA723N | LM239J | LM239F | LM565CN | NE565N |
| | | | 2.7.2001 | | IAEOOOM |

ANALOG CROSS REFERENCE GUIDE

PART NUMBER CROSS REFERENCES (Continued)

| | | | HEFERENCES (Cor | 11111000) | |
|------------------------|--------------------------|------------------------|--------------------------|------------------------|--------------------------|
| TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | SIGNETICS REPLACEMENT |
| LM565H | SE565H | MC1458SP1 | NE5535N | MLM324P | LM324N |
| LM566CN | NE566N | MC1458U | MC1458FE | MLM339AL | LM339AF |
| LM567H | SE567H | MC1488L | MC1488F | MLM339AP | LM339AN |
| LM567CN | NE567N | MC1489AL | MC1489AF | MLM339L | LM339F |
| LM567H | SE567H | MC1489L | MC1489F | MLM339P | LM339N |
| LM723CD | μ A723 CF | MC1496G | MC1496H | MLM358G | LM358H |
| LM723CJ | μA723CF | MC1496L | MC1496F | MLM358P1 | LM358N |
| LM723CN | μΑ723CN | MC1496P | MC1496N | MLM358U | LM358FE |
| LM723D | μ A723 F | MC1508L8 | MC1508-8F | MLM565CP | NE565N |
| LM723J | μΑ723F | MC1555G | SE555H | MLM2901P | LM2901N |
| LM723N | μA723N | MC1555U | SE555FE | MLM2902P | SA534N |
| LM733CD | μ Α733CF | MC1556U | MC1556FE | μA124DM | LM124F |
| LM733CJ | μA733CF | MC1558JG | MC1558FE | μA224DM | LM224F |
| LM733CN | μΑ733CN | MC1558SL | SE5535F | μA301ANC | LM301AN |
| LM733D | μA733F | MC1558U | MC1558FE | μA311TC | LM311N |
| LM733T | μA733F | MC1596G | MC1596H | μA324DC | LM324F |
| LM741CJ | μA741CFE | MC1596L | MC1596F | μA324PC | LM324N |
| LM741CN | μA741CN | MC1723CL | μA723CF | μA339ADC | LM339AF |
| LM747CD | μΑ747CF | MC1723CP | μ Α 723CN | μA339DC | LM339F |
| LM747CJ | μ Α747 CF | MC1723L | μA723F | μA339PC | LM339N |
| LM747D | μ Α747 F | MC1733CL | μ A 733CF | μA555HC | NE555H |
| LM747J | μ A747 F | MC1733CP | μΑ733CN | μA555HM | SE555H |
| LM748CJ | μΑ748CF | MC1733L | μ A 733F | μA555TC | NE555N |
| LM748CN | μ Α748CN | MC1741CP1 | μΑ741CN | μA556DC | NE556F |
| LM748J | μA748F | MC1741CU | μΑ741CFE | μA556DM | SE556F |
| LM1458J | MC1458FE | MC1741SCP1 | NE535N | μA556PC | NE556N |
| LM1458N | MC1458N | MC1741SCU | NE535FE | μA723CJ | μA723CF |
| LM1496J | MC1496F | MC1741SU | SE535FE | μA723CN | μΑ723CN |
| LM1496N | MC1496N | MC1741U | SE535FE | μA723DC | μA723CF |
| LM1558J | MC1558FE | MC1747CL | μ Α747 CF | μA723DM | μΑ723F μΑ723F |
| LM1596H | MC1596H | MC1747CP2 | μΑ747CN | μΑ723MJ μΑ723PC | μΑ723Γ μΑ723CN |
| LM1596J | MC1596F LM2901F | MC1747L MC1748CP1 | μA747F | μΑ723FC μΑ733CJ | μΑ723CN μΑ733CF |
| LM2901J | LM2901F LM2901N | MC3302L | μΑ748CN MC3302F | μΑ733CN | μΑ733CN |
| LM2901N LM2902J | SA534F | MC3302E MC3302P | MC3302F MC3302N | μΑ733DC | μΑ733CF |
| LM2902N | SA534F SA534N | MC3456L | NE556F | μΑ733DM | μΑ733F |
| LM2903N | LM2903N | MC3456P | NE556N | μΑ733MJ | μ A733 F |
| LM2903P | LM2903N | MC3556L | SE556F | μΑ740HC | μΑ740CH |
| MC1408L6 | MC1408-6F | MLM111L | LM111F | μA741CJG | μA741CFE |
| MC1408L7 | MC1408-7F | MLM111U | LM111FE | μA741CP | μA741CN |
| MC1408L8 | MC1408-8F | MLM124L | LM124F | μA741MJG | μA741FE |
| MC1408P6 | MC1408-6N | MLM139AL | LM139AF | μA741TC | μΑ741CN |
| MC1408P7 | MC1408-7N | MLM139L | LM139F | μΑ747CJ | μA747CF |
| MC1408P8 | MC1408-8N | MLM158U | LM158FE | μΑ747CN | μΑ747CN |
| MC1411P | ULN2001N | MLM211L | LM211F | μA747DC | μA747CF |
| MC1416P | ULN2004N | MLM211U | LM211FE | μA747DM | μA747F |
| MC1455G | NE555H | MLM224L | LM224F | μA747MJ | μ Α747 F |
| MC1455P1 | NE555N | MLM224P | LM224N | μΑ747PC | μΑ747CN |
| MC1455U | NE555FE | MLM239AL | LM239AF | μA748CJ | μA748CF |
| MC1456CP1 | MC1456N | MLM239AP | LM239AN | μA748CP | μA748CN |
| MC1456CU | MC1456FE | MLM239L | LM239F | μ A748DC | μ A748C F |
| MC1456P1 | MC1456N | MLM239P | LM239N | μ Α748DM | μ A748 F |
| MC1456U | MC1456FE | MLM258P1 | LM258N | μA748MJ | μ A748 F |
| MC1458CL | MC1458F | MLM258U | LM258FE | μ Α748TC | μΑ748CN |
| MC1458CP1 | MC1458N | MLM301AP1 | LM301AN | μA796HC | MC1496H |
| MC1458CU | MC1458FE | MLM301AU | LM301AFE | μA0802DC-1 | MC1408-8F |
| MC1458JG | MC1458FE | MLM311L | LM311F | μA0802DC-2 | MC1408-7F |
| MC1458P | MC1458N | MLM311P1 | LM311N | μA0802DC-3 | MC1408-6F |
| MC1458P1 | MC1458N | MLM311U | LM311FE | μA0802DM-1 | MC1508-8F |
| MC1458SL | NE5535F | MLM324L | LM324F | μA0802PC-1 | MC1408-8N |

ANALOG CROSS REFERENCE GUIDE

PART NUMBER CROSS REFERENCES (Continued)

| TV05 TO 05 | | | NEFERENCES (OU | , | SIGNETICS |
|------------------------|--------------------------|------------------------|--------------------------|--|-------------|
| TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | SIGNETICS REPLACEMENT | TYPE TO BE REPLACED | REPLACEMENT |
| μA0802PC-2 | MC1408-7N | SN72311J | LM311F | 733CJ | μA733CN |
| μA0802PC-3 | MC1408-6N | SN72311P | LM311N | 747BL | μA747F |
| μA1458TC | MC1458N | SN72555L | NE555H | 747CJ | μΑ747CN |
| μA2901PC | LM2901N | SN72555P | NE555N | 747CL | μA747CF |
| μA2902PC | SA534N | SN72558P | MC1458N | 748BL | μA748F |
| NE555JG | NE555FE | SN72723N | μΑ723CN | 748CL | μΑ748CF |
| NE555L | NE555H | SN72733J | иA733CF | 1458CP | MC1458N |
| NE555P | NE555N | SN72733N | μΑ733CN | 1458P | MC1458N |
| NE592G | NE592H | SN72741P | μΑ741CN | 2740CE | μΑ740CH |
| NE592L | NE592F | SN72747J | μΑ747CF | 9665DC | ULN2001F |
| RC723D | μA723CF | SN72747N | μΑ747CN | 0665PC | ULN2001N |
| RC733D | μA733CF | SN72748J | µA748CF | μA3089N | CA3089N |
| RC741DN | μA741CN | SN72748P | μΑ748CN | μΑ3089 | CA3089N |
| RC747D | µA747CF | SN72771N | MC1456N | μA760HM | NE527H |
| RC1458DN | MC1458N | SN75188J | MC1488F | μA760DC | NE527N |
| RC1488DC | MC1488F | SN75188N | MC1488N | μA7898TC | NE532N |
| RC1489ADC | MC1489AF | SN75189AT | MC1489AF | μA740HM | NE536H |
| RC1489DC | MC1489F | SN75189AN | MC1489AN | μA556PC | NE556N |
| SE555JG | SE555FE | SN75189J | MC1489F | μA0801 | DAC-08N |
| SE555L | SE555H | SN75189N | MC1489N | μA0801A | DAC-08AN |
| SE592G | SE592H | TBB0748B | μΑ748CN | μA758PC | μA758N |
| SE592L | SE592F | TBB1458B | MC1458N | μA739PC | LM387N |
| SFC2301ADC | LM301AN | TDB0555 | NE555H | μA739PC | LM382N |
| SFC2741DC | μΑ741CN | TDB0555B | NE555N | μA796PC | MC1496N |
| SFC2741EC | μΑ741CN | TDB0556A | NE556N | μA760HC | NE529N |
| SFC2741EM | μ Α741N | TDB0723A | μΑ723CN | SN7512L | μΑ733CH |
| SFC2748DC | μΑ748CN | TDC0555 | SE555H | SN7512N | μΑ733Ν |
| SN52555L | SE555H | ULN2001A | ULN2001N | SN76689N | CA3089N |
| SN52723J | μA723F | ULN2003A | ULN2003N | ULN2210A | μΑ758N |
| SN52733J | μA733F | ULN2004A | ULN2004N | ULN2244 | μA758N |
| SN52747J | μΑ747F | 556CJ | NE556CN | μΑ740HC | μΑ740CH |
| SN52748J | μ Α748 F | 723CT | μΑ723CN |] | |
| SN72301AP | LM301AN | 723CL | μA723CF | [| |

Section 2 Quality, Reliability and Assurance

QUALITY AND RELIABILITY

Quality and reliability are two important measures of a product's merit. Quality is a measure of an integrated circuit's conformance to agreed-upon criteria at a given time, while Reliability is a measure of the circuit's ability to continue to conform over a period of time. The Signetics SUPR II Program has been designed to upgrade the basic product quality through the use of more rigorous screening criteria at the critical process steps. These additional screens constitute the Level A portion of the Program. A burn-in option is available for those users requiring enhanced reliability performance, and this option is designated as Level B

Quality

The quality of an integrated circuit is appraised by the user based on the ability of the circuit to meet the specified electrical criteria and external visual appearance. The SUPR II Program focuses on supplying to the user a product that has a high probability of meeting the user's needs through the sampling plans defined in MIL-STD-105D and the quality levels (AQL's) stated in Table II. Many of the inspection methods at critical process steps are now based on MIL-STD-883 criteria in order to build, rather than test, quality into the product.

Reliability

System performance over a period of time is the user's measure of an integrated circuit's reliability. The SUPR II Program improves system reliability by building quality into the product via additional manufacturing inspections and the offering of a burn-in screen. In addition to the SUPR II Program, Signetics performs periodic reliability testing via the SUREIII/883A Program to assure continuing uniformity and long-term reliability of all product lines. This data base is available upon request as is the ten-year reliability Report, R-363.

How Do Integrated Circuit Failures Occur?

Results from the Signetics Failure Analysis Lab over a three-year period on product returned from board checkout, system checkout, field usage and accelerated life testing are graphically presented in Figure 1. Under typical system operating conditions, random manufacturing defects, as outlined in Table 1, are the primary cause of true device failure. Also shown in Table 1 are the process controls that have been added via the SUPR II Program to minimize these defects prior to shipment to the cus-

tomer. The device failure models are categorized as:

Half of the devices analyzed were found to be electrically good. They are attributed to being "false pulls" that occur during normal troubleshooting at the board and system levels.

Devices damaged by electrical over-stress account for 25% of the failures. Typical causes for electrical over-stress are incorrect board insertion, board shorts between device pins, power supply transients, and poor handling techniques.

The remaining 25% were verified to be true failures which occurred as a result of an inprocess manufacturing defect or test escape.


SIGNETICS SUPR II LEVEL A

Improved Quality Benefits

From the user's point of view, improved integrated circuit quality from the supplier means a lower cost of ownership. This cost saving can be effected through the reduction or elimination of involved incoming inspection testing, reduced PC board rework, simplified system checkout, reduced in-line inventories, and less complicated part tracking by Purchasing Management.

The SUPR II Program is Corporate in scope and covers Logic (Standard TTL, Schottky TTL, Low Power Schottky TTL, ECL, 8T Interface), Analog (Industrial, Consumer, Interface), Bipolar Memories (RAM's, ROM's, PROM's), and MOS Memories (RAM's, ROM's, Shift Registers), All package options are also available.

The SUPR II flow is detailed in Figure 5, including the test methods and Quality acceptance levels (Table 2 provides the electrical/mechanical finished product AQL's). Highlights of the flow are visual in-



spections, thermal shock preconditioning, hermeticity, and burn-in, all based on MIL-STD-883 criteria.

A good example of the savings which can be achieved by purchasing tighter inspection levels is given in Figure 2. Here we are comparing the various levels of inspection (AQL's) available for device functionality and its impact on the number of PC boards which must be reworked during system manufacturing. Using the standard commercial AQL in functionality of 1.0%, at 120 integrated circuit packages per board, typically more than 90% of boards will require rework. At 0.15% AQL, rework is reduced to 25%, and at 0.1%, typically only 12% rework is required.


SIGNETICS SUPR II LEVEL B

Infant Mortality Failures


Failure rates are most severe during the first few months of operating life. This is known as the "infant mortality" phase. A system

| FAILURE MECHANISMS | CAUSES | SUPR II CONTROL |
|-------------------------------|---|--|
| Die Fabrication Related | Metalization Oxide Defects Mechanical Scratches Contamination | SEM Monitor Visual Stabilization Bake Burn-In |
| Assembly Related | Bonding, Wire, Package and Seal Defects | Preseal Visual Thermal Shock Stabilization Bake Hermeticity Hot-Rail Testing |
| Test Related | Test Escapes | Tightened AQL Guarantees High Temperature Testing |

Table 1



manufacturer has various options to solve problems arising from infant failures. He can ship his system to the end customer and repair field failures as they occur. He can operate the system in-house for this period and repair failures. Or he can purchase devices which have already been preconditioned to eliminate the early failures. Each customer must choose the most cost-effective method for his particular business. A considerable number of the reliabilty defects which cause early failures are elimi-



nated by the manufacturing control and preconditioning steps of SUPR II Level A processing. More persistent defects can be removed by the use of "burn-in" techniques. The "burn-in" processing of SUPR II Level B effectively allows the system manufacturer to ship his equipment at Point 3 on the fail-

ure rate curve in Figure 3.

Burn-In Conditions

MIL-STD-883A, Method 1015 describes a number of different conditions for integrated circuit burn-in. For SUPR II Level B, Signetics has selected Condition F. This is the accelerated burn-in method derived from MIL-STD-883A, utilizing a high temperature reversed bias condition. This bias scheme is preferred for infant mortality screening, while operating conditions are generally utilized for internal reliability programs oriented toward generating MTBF data for the system designer.

Integrated Burn-in Flow

Signetics SUPR II Level B burn-in is performed to provide reliability assurance equivalent to a 168-hour/125°C screen. This process has been integrated into the standard manufacturing flow to provide the customer with the most cost effective screen and significantly reduced delivery times.

| | | ANALOG AQ | L GUARANTEES |
|---|--|-----------|--------------|
| | | Standard | SUPR IIA/B |
| HOT OPENS | 100°C | 0.015 | 0.015 |
| DC PARAMETRIC/FUNCTIONAL | 25°C | 0.25 | 0.10 |
| DC PARAMETRIC/FUNCTIONAL | MIN./MAX. RATED TEMP. (Combined) | 0.40 | 0.25 |
| AC PARAMETRIC | 25°C | 0.40 | 0.40 |
| MECHANICAL | MAJOR/MINOR (Combined) | 0.40 | 0.40 |
| SEAL TESTS (CERAMIC/METAL CANS ONLY) | FINE LEAK 5×8 ⁻⁸ cc/s GROSS LEAK (Combined) | 0.40 | 0.40 |

NOTE

Table 2 SUPR II AQL GUARANTEE

^{1.} To insure AQL levels tighter than 0.65% on D.C. parameters usually requires continual correlation of test equipment between customer and vendor to avoid test interpretation problems. If the objective is to reduce system rework costs, functional operation of a device (does it switch or toggle in the system) is often more critical than the absolute value of a parameter. For this reason SUPR II focuses on tightened AQLs on functionality.

BURN-IN FLOW ASSEMBLY The flow from SEM control through package seal is common to Levels A and B. TEST The pre-burn-in electrical screen is designed to remove assembly rejects and increase equipment efficiency. BURN-IN The 24-hour/155°C accelerated burn-in is well controlled to provide maximum screening effectiveness without damaging good devices. TEST The post-burn-in electrical is a 100% production DC/function electrical test. Figure 4

Marking Format

Product processed to the SUPR II manufacturing flow can be identified by an SA for Level A, and an SB for the Level B burn-in option.





Figure 5 shows the generalized process flow for all Signetics integrated circuits purchased to the SUPR II program. Each product group (Analog, Bipolar Memory, Logic, and MOS) may follow slightly different procedures dictated by the specific device characteristics.



SURE III/883B RELIABILITY PROGRAM Definition

Signetics is recognized as a manufacturer of reliable integrated circuts. Signetics realized long ago the need for a comprehensive reliability program to provide timely data representative of the entire Signetics product line. Thus the establishment of a Systematic and Uniform Reliability Evaluation program, known as SURE, which provides this data in a manner unique to the industry. Furthermore, this program is provided at no cost to customers.

The SURE Program is a Signetics in-house Qualification Test Program which has been in existence since 1963. The SURE Program is designed to monitor the continuing uniformity of all Signetics products and to demonstrate via periodic qualifications that Signetics products meet or exceed the stringent long-term reliability requirements of their intended applications.

The SURE Program is reviewed and modified annually to incorporate appropriate changes in military microelectronic test programs, products and demonstrated product capabilities, and market requirements. The

1978 SUREIII/883B Reliability Program contains minor changes to the 1975 SURE II/883A Program, most significant of which is the inclusion of recent changes in military microelectronic test programs (i.e., inclusion of MIL-SD-883B, Method 5005.4 and MIL-M-38510D). The SURE III/883B Program continues to incorporate additional environmental tests to fulfill the need for special reliability assurance of plastic products.

Section 3 Operational Amplifiers

3

INDEX

| mbols and Definitions | ······································ | 3- 3- |
|---------------------------|--|----------|
| oduct Data | | J- |
| LF355/356 | High Performance JFET Input Operational Amplifiers | 3- |
| LM124/224/324/SA534 | General Purpose Single Supply Operational Amplifier | 2.4 |
| LM301A | High Performance Amplifier | 3-1 |
| LM13600/13600A | Dual Operational Transconductance Amplifier | 3.5 |
| MC1456/1556 | High Performance Operational Amplifier | 3.2 |
| MC1458/1558 | General Purpose Operational Amplifier | 3-2 |
| MC3303/3403/3503 | Quad Low Power Operational Amplifier | 3-3 |
| NE/SE530/5530 | High Slew Rate Operational Amplifier | 3-3 |
| NE/SE531 | High Slew Rate Operational Amplifier | 3-4 |
| NE/SA/SE532/LM158/258/358 | Dual Low Power Operational Amplifiers | 0-4 |
| NE/SA/SE4558 | Dual General Purpose Operational Amplifier | 3-5 |
| NE/SE535/5535 | Single or Dual High Slew Rate Operational Amplifier | 3-5 |
| NE/SE538/5538 | Dual High Slew Rate Operational Amplifier | 3-5 |
| NE/SE5512 | Dual High Performance Operational Amplifier | 3-6 |
| NE/SE5514 | Quad High Performance Operational Amplifier | 3-6 |
| NE5517/5517A | Operational Transconductance Amplifier | 3-7 |
| NE/SE5532/5532A | Internally Compensated Dual Low Noise Operational Amelities | 3-7 |
| NE/SE5533/5533A | Internally Compensated Dual Low Noise Operational Amplifier | 3-8 |
| NE/SE5534/5534A | Single and Dual Low Noise Operational Amplifier | 3-9 |
| NE/SE5539 | Single and Dual Low Noise Operational Amplifier | 3-9 |
| μΑ741/741C/SA741C | Ultra High Frequency Operational Amplifier General Purpose Operational Amplifier | 3.9 |
| | General Turpose Operational Ampliner | 3-1C |
| μΑ747/747C/SA747C | Dual Operational Amplifier | _ :: |

OPERATIONAL AMPLIFIERS—SYMBOLS AND DEFINITIONS

TA

Ambient temperature range. Range of the surrounding environment of the operating device.

TJ

Junction Temperature. The maximum temperature of the device. 150°C is standard for silicon devices.

TSTG

Storage temperature range. Temperature range that the device can be stored in a non-operating condition.

TSOLD

Soldering Temperature. The temperature which can be applied to the lead frame of the device for short periods of time (normally specified for a duration of 10 sec).

Absolute Maximum Rating

Operating safe zones exceeding these limits could cause permanent damage to the device and are not meant to imply that devices can operate at these limits.

Power Dissipation

The power that the device can safely handle at 25°C. The dissipation must be derated as indicated for the individual package type.

Package Type Designation

See full package designations in Appendix.

VCC (-VCC)

Supply Voltage. The range of power supply voltage over which the device will operate safely.

Bandwidth

The frequency at which the gain is down 3dB from its dc value. It's measured in sample (track) mode with a small-signal sine wave that doesn't exceed the slew rate limit.

Average Input Offset Current Temperature Coefficient (TCI_{OS})

The change in input offset current divided by the change to ambient temperature producing it.

Average Input Offset Voltage Temperature Coefficient (TCV_{OS})

The change in input offset voltage divided by the change in ambient temperature producing it.

Common Mode Input Resistance

The resistance looking into both inputs, with inputs tied together.

Common Mode Rejection Ratio (CMRR)

The ratio of the change of input offset voltage to the input common mode voltage change producing it.

Full Power Bandwidth

The maximum frequency at which the full sinewave output might be obtained.

Input Bias Current (IB)

The average of the two input currents at zero output voltage. In some cases, the input current is measured for either input independently.

Input Capacitance

The capacitance looking into either input terminal with the other grounded.

Input Current

The current into an input terminal.

Input Noise Voltage

The square root of the mean square narrow-band noise voltage referred to the input.

Input Offset Current

The difference in the currents into the two input terminals with the output at zero volts.

Input Offset Voltage

That voltage which must be applied between the input terminals to obtain zero output voltage. The input offset voltage may also be defined for the case where two equal resistances are inserted in series with the input leads.

Input Resistance

The resistance looking into either input terminal with the other grounded.

Input Voltage Range

The range of voltages on the input terminals for which the amplifier operates within specifications. In some cases, the input offset specifications apply over the input voltage range.

Large-Signal Voltage Gain

The ratio of the maximum output voltage swing to the change in input voltage required to drive the output to this voltage.

Output Resistance

The resistance seen looking into the output terminal with the output at null. This parameter is defined only under small signal conditions at frequencies above a few hundred cycles to eliminate the influence of drift and thermal feedback.

Output Short-Circuit Current

The maximum output current available from the amplifier with the output shorted to ground or to either supply.

Output Voltage Swing

The peak output swing, referred to zero, that can be obtained.

Power Consumption

The dc power required to operate the amplifier with the output at zero and with the output at zero and with no load current.

Power Supply Rejection Ratio

The ratio of the change in input offset voltage to the change in supply voltages producing it.

Rise Time

The time required for an output voltage step to change from 10% to 90% of its final value.

Slew Rate

The maximum rate of change of output voltage under large signal condition.

Supply Current

The current required from the power supply to operate the amplifier with no load and the output at zero.

Temperature Stability of Voltage Gain

The maximum variation of the voltage gain over the specified temperature range.

NOTE

Refer to Section 3 of the 1979 Analog Applications Manual for an in depth explanation of Operational Amplifiers and their applications



OPERATIONAL AMPLIFIERS—SYMBOLS AND DEFINITIONS

MC1458 DUAL OPERATIONAL AMPLIFIER

| COMPETITION | | SIGNETICS | SIGNETICS | | QR&A | | COMMENTS |
|---------------------|-----------------|--|--|---------------|---|--|--|
| VALUE RET PARAMETER | VALUE | | | SURE II | SUPR II | | |
| | | | NE (SE | ∫ 5530 | Yes | | |
| , | | | NE/SE | 5538 | Yes | | |
| .8 | Slew Rate | 10 to 60 | | (5532 | Yes | [[| |
| 1 | / | V/μ sec | NE | 5532A | Yes | | |
| | | | | 5533A | Yes | | |
| | <u> </u> | | | (5500 | V | 1 1 | |
| 14 | Full power out | 30 to 300 | NE/SE | 5538 | Yes | | |
| | | | l | (5532 | Yes | | |
| | | kHz | NE | 5532A | Yes | 1 1 | |
| | | <u> </u> | | 5533A |] | | |
| | <u> </u> | | | | | | |
| 45 | Noise | 4.5 | | 5532 | ł | 1 | |
| } | | | NE | 5533 | Yes | | |
| | | |] | (5533A | Yes | | |
| } | | nv/√Hz | <u> </u> | | } | } | |
| | | |] | | | | |
| | | | | 5532 | | | |
| . 6 | Offset voltage | 4 | NE | 5533 | Yes | 1 | |
| | | | | (5533A | Yes | | |
| | | mv | | | | | |
| ł | | | 1 | | | | |
| | | | | (5530 | Yes | | |
| 500 | Bias current | 60 to 150 | NE/SE | 5538 | Yes | | |
| | <u> </u> | | | | ļ | | i |
| | | | 1 | | | | |
| | | | | | | | |
| } | <u> </u> | 1.5 | NE/SE | 5530 5538 | Yes Yes | | |
| 1 | Gain bandwidth | · | i | • | | | |
| | / | 15 | | 5533 5533A | Yes Yes | | |
| | $ \nu$ | A411- | NE | 5532 | | 1 1 | |
| | | MITZ | 4 | (5532A | | | |
| | | | | (==== | | | |
| 0.000 | | 600 | | 5533A | Yes | | |
| 2,000 | Maximum loading | 600 | NE. | 5532 5532A | Yes | | |
| | | ОНМ | 4 | (00027 | | } | |
| | | | | | | | |
| | .8 .14 .45 | 8 Slew Rate 14 Full power out 45 Noise 500 Bias current | Noise No | Noise Ne/SE | Note Note | Notise Notise | Notise Notise |

OPERATIONAL AMPLIFIERS—SYMBOLS AND DEFINITIONS

μa741 SINGLE OPERATIONAL AMPLIFIER

| COMPETITION | INDUSTRY KEY PARAMETER | SIGNETICS SIGNETICS AVAILABLE ORIGINATED VALUE DEVICES | | QF | R&A | COMMENTS | |
|-----------------------------|------------------------|--|----------------------|-------------------------------|--------------------------|------------|----------------------------------|
| | VALUE | | | SURE II | SUPR II | | |
| MOTOROLA FAIRCHILD RAYTHEON | 0.5 | Slew rate | 10 to 600 V/μ sec | NE/SE 538 5534 5634A | Yes Yes Yes Yes | Yes Yes | *Not pin for pin |
| N.S.C. | | | <u> </u> | NE 5539* | | } | replacement. |
| T.t. | 10 | Full power out | 300 to 350,000 | NE/SE 530 5534 5534A | Yes Yes Yes Yes | Yes Yes | *Not pin for pin |
| | | | kHz | NE 5539* | | · | replacement. |
| | 45 | Naise | 4, 5 | NE/SE { 5534 5534A | Yes Yes | Yes Yes | |
| | | | nv/√Hz | | | | |
| | 5 | Offset voltage | 4 mv | NE/SE { 5534 5534A | Yes Yes | Yes Yes | ! |
| | 500 | Bias current | 60 to 150 | NE/SE { 530 538 | Yes Yes | | |
| | 1 | Gain bandwidth | 1.5 1200 | NE/SE | Yes Yes Yes Yes | Yes Yes | *Not pin for pin replacement. |
| | | | MHz | NE 5539* | | | |
| | 2,000 | Maximum loading | 600 | NE/SE { 5534 5534A | Yes Yes | Yes Yes | |
| | | | ОНМ | | | | |

3

HIGH PERFORMANCE JFET INPUT OP AMPS

DESCRIPTION

The LF355 and LF356 operational amplifiers employ well matched, high voltage JFET input structures on the same monolithic chip as bipolar devices. These amplifiers feature low input bias and offset currents. low offset voltage and offset voltage drift. coupled with offset adjust which does not degrade drift or common mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time and low noise.

COMMON FEATURES

(TYPICAL)

- Low input bias current 50pA
- . Low input offset current 10pA
- High input impedance 1012Ω
- . Low input offset voltage 3mV
- Low V_{OS} temperature drift 5μV/°C
- Low input noise current 0.01pA/√Hz

APPLICATIONS


- Precision high speed integrators
 - Fast A/D, D/A converters
- High impedance buffers
- Wideband, low noise, low drift amplifier

ABSOLUTE MAXIMUM RATINGS


| PARAMETER | RATING | UNIT |
|--------------------------------------|-------------|------|
| Supply voltage | ±18 | ·V |
| Power dissipation | 500 | mW |
| Operating temperature range | 0 to +70 | °C |
| T _j (Max) | 100 | °C |
| Input voltage range ¹ | ±20 | v |
| Output short circuit duration | Continuous | |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering 10 sec.) | 300 | °C |

NOTE

EQUIVALENT SCHEMATIC



PIN CONFIGURATION



^{1.} Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.

HIGH PERFORMANCE JEET INPUT OF AMPS

LF355/356

DC ELECTRICAL CHARACTERISTICS TA = 25°C unless otherwise specified.

| _ | PARAMETER | | | | | | |
|--------------------------|---|---|------------|-------|--|-------------------|--|
| | PANAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| Vos | Input offset voltage | $R_s = 50\Omega$ | | 3 | 10 13 | mV mV | |
| ΔV _{os} /ΔT | Avg. TC of input offset voltage | $R_s = 50\Omega$ | | 5 | | μV/°C | |
| ΔTC/ΔV _{os} | Change in average TC ² with V _{os} adjust | $R_s \approx 50\Omega$ | | 0.5 | 3 10 13 5 0.5 3 50 2 30 200 8 8 1012 200 | μV/°C per mV | |
| los | Input offset current ^{1,3} | T _J = 25°C T _J ≤ T _{high} | | 3 | | pA nA | |
| l _B | Input bias current ^{1,3} | T _J = 25° C T _J ≤ T _{high} | | 30 | | pA nA | |
| RIN AVOL | Input resistance Large signal voltage gain | $\begin{split} T_J &= 25^{\circ}C \\ V_S &= \pm 15V \\ V_O &= \pm 10V, R_L = 2k\Omega \\ Over \ temp. \end{split}$ | 25 15 | 1 | | Ω V/mV V/mV | |
| Vo | Output voltage swing | $V_s = \pm 15V$, $R_L = 10k\Omega$ $V_s = \pm 15V$, $R_L = 2k\Omega$ | ±12 ±10 | 1 - 1 | | V V | |
| Vсм | Input common mode Voltage range | V _s = ± 15V | ±10 | +15.1 | | V V | |
| CMRR PSRR | Common-mode rejection ratio Supply volt. rej. ratio ⁴ | | 80 80 | | | dB dB | |

NOTES

- These specifications apply for Vs=±15V and 0° C≤TA≤ +70°C. Vos, IB and Ios are measured at Vcм = 0.
 The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test
- The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5μ/ν"C typically) for each mV of adjustment from its original unadjusted value. Common mode rejection and open loop voltage gain are also unaffected by offset adjustment.
- 3. The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T_j = T_A + θ_{jA} Pd where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.
- Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ} C$, $V_s = \pm 15 V$ unless otherwise specified.

| PARAMETER | | LF355 | | | LF356 | | | |
|--|-----|-------|-----|-----|-------|-----|------|--|
| - All All All All All All All All All Al | Min | Тур | Max | Min | Тур | Max | UNIT | |
| Supply current | | 2 | 4 | | 5 | 10 | mA | |


HIGH PERFORMANCE JFET INPUT OP AMPS

AC ELECTRICAL CHARACTERISTICS TA = 25°C, Vs = ± 15V unless otherwise specified.1

| PARAMETER | ADAMETED | TEST LF355 | | | | UNIT | | | |
|-----------|---------------------------------------|--------------------|-----|----------|-----|------|------|-----|-------------|
| PARAMETER | | CONDITIONS | Min | Тур | Max | Min | Тур | Max | - ON11 |
| SR | Slew rate | A _v = 1 | | 5 | | | 12 | | V/μs |
| GBW ts | Gain bandwidth product Settling time1 | | | 2.5 | | | 5 | | MHz |
| ιş | to 0.01% | | | . 4 | | | 1.5 | ' | μS |
| en | Equiv. input | | 1 | | | | | | |
| | noise volt. | $R_s = 100\Omega$ | | 0.5 | | | 4.5 | | nV/√H |
| | | f = 100Hz | 1 | 25 20 | | l | 15 | l | nv/√Hz |
| in | Equiv. input | f = 1000Hz | | 20 | | | '2 | | *10/ 0 1 14 |
| in. | noise current | f = 100Hz | | 0.01 | | | 0.01 | l | pA/√Hz |
| | noise content | f = 1000Hz | | 0.01 | | | 0.01 | I | pA/√Hz |
| CIN | Input capacitance | . ,000112 | | 3 | | | 3 | ļ | pF |


NOTE

TYPICAL AC PERFORMANCE CHARACTERISTICS




^{1.} Settling time is defined here, for a unity gain inverter connection using $2k\Omega$ resistors for the LF355/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter.

TYPICAL AC PERFORMANCE CHARACTERISTICS (Cont'd)




HIGH PERFORMANCE JFET INPUT OP AMPS


TYPICAL AC PERFORMANCE CHARACTERISTICS (Cont'd)



TYPICAL DC PERFORMANCE CHARACTERISTICS



TYPICAL DC PERFORMANCE CHARACTERISTICS (Cont'd)



APPLICATIONS

The LF355 and LF356 are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the common-mode voltage can exceed the positive supply by approximately 100mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

Because these amplifiers are JFET rather than MOSFET input op amps they do not require special handling.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore


essentially independent of supply voltage.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


TYPICAL CIRCUIT CONNECTIONS

VOS ADJUSTMENT



- Vos is adjusted with a 25k potentiometer
- The potentiometer wiper is connected to V+
- For potentiometers with temperature coefficient of 100ppm/°C or less the additional drift with adjust is ~ 0.5μV/ °C/mV of adjustment
- Typical overall drift: 5_μV/°C ± (0.5_μV/°C/mV of adj.)


DRIVING CAPACITIVE LOADS



Due to a unique output stage design these amplifiers have the ability to drive large capacitive loads and still maintain stability. C_L max $\leq 0.01 \mu F$. Overshoot $\leq 20\%$


Setting time (ts) $\geq 5\mu s$


TYPICAL APPLICATIONS




- Power BW: $f_{MAX} \approx \frac{S_r}{2\pi/p} \approx 240 \text{kHz}$
- Parasitic input capacitance C1 ≅ (3pF for LF355 and LF356, plus any additional layout capacitance) interacts with feedback elements and creates undesirable high frequency pole. To compensate add C2 such that: H2C2 ≈ F1C1.


TYPICAL APPLICATIONS (Cont'd)







- By closing the loop through A2 the Vour accuracy will be determined uniquely by
- A1. No Vos adjust required for A2.
 Ta can be estimated by same considerations as previously but, because of the added on propagation delay in the feedback loop (A2) the overshoot is not negligible.
- Overall system slower than fast sample and hold.
- R1, C_c: additional compensation
- Use LF356 for Δ Fast settling time Δ Low Vos



• RT: Tel Labs type Q81 + 0.3%/°C.

GENERAL PURPOSE SINGLE SUPPLY OP AMP

LM124/224/324/SA534

DESCRIPTION

The LM124/SA534 series consists of four independent, high gain, internally frequency compensated operational amplifiers designed specifically to operate from a single power supply over a wide range of voltages.

UNIQUE FEATURES

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage.


The unity gain cross frequency is temperature compensated.

The input bias current is also temperature compensated.

FEATURES

- Internally frequency compensated for unity gain
- Large dc voltage gain-(100dB)
- Wide bandwidth (unity gain)-1MHz (temperature compensated)
- Wide power supply range Single supply—(3Vdc to 30Vdc) or dual supplies— $(\pm 1.5 \text{Vdc to } \pm 15 \text{Vdc})$
- Very low supply current drain essentially independent of supply voltage (1mW/op amp at +5Vdc)
- Low input biasing current—(45nAdc temperature compensated)
- Low input offset voltage-(2mVdc) and offset current—(5nAdc)
- Differential input voltage range equal to the power supply voltage Large output voltage-(0Vdc to V+-
- 1.5Vdc swing)
- LM124 MII std 883A,B,C available

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|----|---|--------------------------------|-------------------|
| V+ | Supply voltage Differential input voltage Input voltage Power dissipation1 | 32 or ±16 32 -0.3 to +32 | Vdc Vdc Vdc |
| | N package F package Output short-circuit to GND 1 amplifier ² V+ < 15Vdc and T _A = 25°C | 570 900 Continuous | mW mW |
| | Input current (V _{IN} < -0.3V) ³ Operating temperature range | 50 | mA |
| | LM324 | 0 to +70 | °C |
| | LM224 | -25 to +85 | °C |
| | SA534 | -40 to +85 | °C |
| | LM124 | -55 to +125 | °C |
| | Storage temperature range | -65 to +150 | °C |
| | Lead temperature (soldering, 10sec) | 300 | °C |

NOTES

- 1. For operating at high temperatures, all devices must be derated based on a +125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. LM 124/224 can be derated based on a +150°C maximum junction temperature.
- 2. Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA independent of the magnitude of V+. At values of supply voltage in excess of +15Vdc continuous shortcircuits can exceed the power dissipation ratings and cause eventual destruction.
- 3. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output, so no loading change exists on the input lines.

GENERAL PURPOSE SINGLE SUPPLY OP AMP

LM124/224/324/SA534


DC ELECTRICAL CHARACTERISTICS V+ = 5V, TA = 25°C unless otherwise specified.

| | | | LM | 124/LN | 224 | LM | | | |
|-----------------|--|---|----------|------------|----------------|------------|------------|----------------|--------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| vos | Offset voltage ¹ | $R_S = 0\Omega$ $R_S = 0\Omega$, over temp. | | ±2 | ±5 ±7 | | ±2 | ±7 ±9 | mV mV |
| vos | Drift | $R_S = 0\Omega$ | | 7 | | | 7 | | μV/°C |
| BIAS | Input current ² | $l_{ N}(+)$ or $l_{ N}(-)$ $l_{ N}(+)$ or $l_{ N}(-)$, over temp. | | 45 40 | 150 300 | · | 45 40 | 250 500 | nA nA |
| los | Offset current | $I_{ N}(+) - I_{ N}(-)$ $I_{ N}(+) - I_{ N}(-)$, over temp. | | ±3 | ±30 ±100 | | ±5 | ±50 ±150 | nA nA |
| los | Drift | | | 10 | | | 10 | | pA/°C |
| V _{СМ} | Common mode voltage range ³ | V+ = 30V V+ = 30V, over temp. | 0 | | V+-1.5 V+-2 | 0 | | V+-1.5 V+-2 | V V |
| CMRR | Common mode rejection ratio | | 70 | 85 | | 65 | 70 | | dB |
| VOUT | Output voltage swing | $R_L = 2k\Omega$, $V+ = +30V$, over temp. | 26 | | | 26 | | | ٧ |
| VOH | | $R_L \le 10k\Omega$, over temp. | 27 | 28 | | 27 | 28 | | ٧ |
| VOL | | $R_L \le 10k\Omega$, V+ = 5V, over temp. | | 5 | 20 | | 5 | 20 | mV |
| lcc | Supply current | $R_L = \infty$, $V_{CC} = 30V$, over temp. $R_L = \infty$, on all op amps, over temp. | | 1.5 0.7 | 3 1.2 | | 1.5 0.7 | 3 1.2 | mA |
| AVOL | Large signal voltage gain | $V+=+15V \text{ (for large V}_O \text{ swing),}$ $R_L \geq 2k\Omega$ $V+=+15V \text{ (for large V}_O \text{ swing),}$ $R_L \geq 2k\Omega, \text{ over temp.}$ | 50 25 | 100 | | - 25 15 | 100 | | V/m\ V/m\ |
| | Amplifier-to-amplifier coupling ⁵ | f = 1kHz to 20kHz, input referred | | -120 | | | -120 | | dB |
| PSRR | | $R_S \le 0\Omega$ | 65 | 100 | | 65 | 100 | | dB |
| | Output current Source | V _{IN} + = +1Vdc, V _{IN} - = 0Vdc, V+ = 15Vdc | 20 | 40 | | 20 | 40 | | mA |
| | | $V_{IN}+=+1Vdc$, $V_{IN}+=0Vdc$, $V+=15Vdc$, over temp. | 10 | 20 | | 10 | 20 | | mA |
| | Sink | $V_{IN}- = +1Vdc, V_{IN}+ = 0Vdc, V+ = 15Vdc$ | 10 | 20 | | 10. | 20 | | mA |
| | | $V_{ N}-=+1Vdc$, $V_{ N}+=0Vdc$, $V+=15Vdc$, over temp. | 5 | 8 | | 5 | 8 | | mA |
| | | V_{IN} + = 0Vdc, V_{IN} - = +1Vdc, V_{O} = 200mV | 12 | 50 | | 12 | 50 | | μΑ |
| 1 _{SC} | Short circuit current ⁴ | | | 40 | 60 | | 40 | 60 | mA |
| | Differential input voltage ⁶ | | | | V+ | | | ۷+ | V |


NOTES

- 1. $V_0 \cong$ 1.4Vdc, $R_S = 0\Omega$ with V+ from 5V to 30V and over full input common mode range (OVdc+ to V+ -1.5V)
- 2. The direction of the input current is out of the IC due to the pnp input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.
- 3. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ -1.5, but either or both inputs can go to +32V without damage.
- 4. Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 40mA independent of the
- magnitude of V+. At values of supply voltage in excess of +15Vdc continous shortcircuits can exceed the power dissipation ratings and cause eventual destruction. Destructive dissipation can result from simultaneous shorts on all amplifiers.
- 5. Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitive increases at higher frequencies.
- 6. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ -1.5V, but either or both inputs can go to +32Vdc without damage.

EQUIVALENT SCHEMATIC



TYPICAL PERFORMANCE CHARACTERISTICS




t - TIME (µs)

GENERAL PURPOSE SINGLE SUPPLY OP AMP

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)

TA - TEMPERATURE (°C)



f - FREQUENCY (Hz)

DESCRIPTION

The LM301A is a high performance operational amplifier featuring high gain, short circuit protection, simplified compensation and excellent temperature stability.


FEATURES

- · Short circuit protection
- · Offset voltage null capability
- Large common-mode and differential voltage ranges
- Low power consumption
- No latch up
- LM101, LM101A, LH2101, LH2101A
 Mil std 883A,B,C available
- LM101A, LH2101A MIL-STD-38510 (JAN) available

ABSOLUTE MAXIMUM RATINGS


| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|------|
| Supply Voltage | | |
| LM301A | ±18 | V |
| Power dissipation | 500 | mW |
| Differential input voltage | ±30 | v |
| Input voltage1 | ±15 | v |
| Output short circuit duration | Indefinite | - |
| Operating temperature range | | |
| LM301A | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °Č |
| Lead temperature (soldering 60sec) | 300 | °Č |

PIN CONFIGURATIONS



NOTES

EQUIVALENT SCHEMATIC



^{1.} For supply voltages less then $\pm 15 \text{V},$ the absolute maximum input voltage is equal to the supply voltage.

HIGH PERFORMANCE AMPLIFIER


DC ELECTRICAL CHARACTERISTICS $0^{\circ}C \le T_A < 70^{\circ}C, \pm 5V, \le V_S \le \pm 15V$ and $C_1 = 30pF$

| | PARAMETER | CONDITIONS | MIN | TYP | MAX | UNIT |
|-------|---|---|------------|--------------|------------|----------------|
| Vos | Input Offset Voltage | T _A = 25°C, R _S < 50KΩ | | 2.0 | 7.5 | mV |
| los | Input Offset Current | T _A = 25°C | | 3 | 50 | nA |
| IBIAS | Input Bias Current | T _A = 25°C | | 70 | 250 | nA |
| los | Input Resistance | T _A = 25°C | 0.5 | 2 | | MΩ |
| lcc | Supply Current | T _A = 25°C, V _S = ±15V | | 1.8 | 3.0 | mA |
| Avol | Large Signal Voltage Gain | $T_A = 25^{\circ}C$, $V_S = \pm 15V$ $V_{OUT} = \pm 10V$; $R_L > 2k\Omega$ | 25 | 160 | | V/mV |
| Vos | Input Offset Voltage | $R_S < 50 k\Omega$ | | | 10 | mV |
| Vos | Average Temperature Coefficient of Input Drift Offset Voltage | | | 6.0 | 30 | μV/°C |
| los | Input Offset Current | | | · | 70 | nA |
| los | Average Temperature Coefficient of Input Offset Current | 25°C < T _A < 70°C 0°C < T _A < 25°C | | 0.01 0.02 | 0.3 0.6 | nA/°C nA/°C |
| IBIAS | Input Bias Current | | | | 300 | nA |
| Avol | Large Signal Voltage Gain | $V_S = \pm 15V$, $V_{OUT} = \pm 10V$ $R_L > 2k\Omega$ | 15 | | | V/mV |
| Vout | Output Voltage Swing | $V_S = \pm 15V$, $R_L = 10k\Omega$ $R_L = 2k\Omega$ | ±12 ±10 | ±14 ±13 | | V V |
| VIN | Input Voltage Range | V _S = ±15V | ±12 | | | - |
| Смяя | Common Mode Rejection Ratio | $R_S < 50 k\Omega$ | 70 | 90 | | dB |
| Psrr | Supply Voltage Rejection Ratio | $R_S < 50k\Omega$ | 70 | 96 | | dB |

*NOTE

Unless otherwise specified, all specifications for LM301A are $\pm 5 \text{V} \leq \text{V}_\text{S} \leq \pm 15 \text{V}$.


TYPICAL PERFORMANCE CHARACTERISTICS




HIGH PERFORMANCE AMPLIFIER


LM301A


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




COMPENSATION CIRCUITS








TYPICAL APPLICATIONS





DESCRIPTION

The LM13600 series consists of two current controlled transconductance amplifiers each with differential inputs and a push pull output. The two amplifiers share common supplies but otherwise operate independently. Linearizing diodes are provided at the inputs to reduce distortion and allow higher input levels. The result is a 10 dB signal-to-noise improvement referenced to 0.5 percent THD. Controlled impedance buffers are provided which are specifically designed to complement the dynamic range of the amplifiers.

FEATURES

- gm adjustable over 6 decades
- Excellent gm linearity
- Excellent matching between amplifiers
- Linearizing diodes
- Controlled Impedance buffers
- . High output signal to noise ratio
- Wide supply range $\pm 2V$ to $\pm 22V$.


APPLICATIONS

- · Current controlled amplifiers
- Current controlled impedances
- Current controlled filters
- Current controlled oscillators
- Multiplexers
- Timers
- · Sample and hold circuits

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | |
|--|----------------------------|------|--|
| Supply voltage 1 | | | |
| LM13600 | 36 V _{DC} or ± 18 | ٧ | |
| LM13600A | 44 VDC or ±22 | ٧ | |
| Power dissipation ² T _A = 25°C | " | | |
| LM13600N, LM13600AN | 570 | mW | |
| Differential input voltage | ±5 | ٧ | |
| Diode bias current (ID) | 2 | mA | |
| Amplifier bias current (IABC) | 2 | mA | |
| Output short circuit duration | Indefinite | | |
| Buffer output current ³ | 20 | mA | |
| Operating temperature range | | | |
| LM13600N, LM13600AN | 0°C to +70 | °C | |
| DC input voltage | +Vs to -Vs | | |
| Storage temperature range | -65°C to +150 | °C | |
| Lead temperature (Soldering, 10 Seconds) | 300 | °C | |


PIN DESCRIPTION



NOTE

See Signetics NE5517 for typical circuit applications information.

BLOCK DIAGRAM



OPERATIONAL TRANSCONDUCTANCE AMPLIFIERS

LM13600/13600A


ELECTRICAL CHARACTERISTICS

| DADAMETER | | LM 13600 | | | L | | | |
|---|--|--------------|----------------|------------|-----------------|----------------|-------------|--------------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| input offset voltage (VOS) | Over specified temperature range | | 0.4 | 5 5 | | 0.4 | 2 5 2 | mV mV |
| Vos including diodes | Diode Bias Current (ID) = 500 μA | | 0.5 | 5 | | 0.5 | 2 | m۷ |
| Input offset change | 5 μA ≤ I _{ABC} ≤ 500 μA | | 0.1 | | | 0.1 | 3 | m۷ |
| input offset current | | | 0.1 | 0.6 | | 0.1 | 0.6 | μА |
| input bias current | Over specified temperature range | | 0.4 | 5 8 | | 0.4 | 5 7 | μ Α μ Α |
| Forward Transconductance (gm) | Over specified temperature range | 6700 5400 | 9600 | 13000 | 7700 4000 | 9600 | 12000 | μmho μmho |
| gm tracking | | | 0.3 | | | 0.3 | | dB |
| Peak output current | RL = 0, I _{ABC} = 5μ A RL = 0, I _{ABC} = 500μ A RL = 0, Over specified temp range | 350 300 | 5 500 | 650 | 3 350 300 | 5 500 | 7 650 | μΑ μΑ μΑ |
| Peak output voltage positive negative | RL = ∞ , 5 μ A \leq I _{ABC} \leq 500 μ A RL = ∞ , 5 μ A \leq I _{ABC} \leq 500 μ A | +12 -12 | +14.2 -14.4 | | +12 -12 | +14.2 -14.4 | | V |
| Supply current | I _{ABC} = 500 μA, Both channels | | 2.6 | | | 2.6 | | mA |
| VOS sensitivity positive negative | ΔV _{OS} /Δ V+ ΔV _{OS} /Δ V- | | 20 20 | 150 150 | | 20 20 | 150 150 | μV/V μV/V |
| CMRR | | 80 | 110 | | 80 | 110 | | dB |
| Common mode range | | ± 12 | ± 13.5 | | ± 12 | ± 13.5 | | ٧ |
| Crosstalk | Referred to input ⁵ 20 Hz $<$ f $<$ 20 KHz | | 100 | | | 100 | | dB |
| Diff. input current | I _{ABC} = 0, Input = ±4V | | 0.02 | 100 | | 0.02 | 10 | nA |
| Leakage current | I _{ABC} = 0 (Refer to test circuit) | | 0.2 | 100 | | 0.2 | 5 | nA |
| Input resistance | | 10 | 26 | | 10 | 26 | | ΚΩ |
| Open loop bandwith | | | 2 | | | 2 | | MHz |
| Slew rate | Unity gain compensated | | 50 | | | 50 | | V/μSe |
| Buff. input current | 5 | | 0.4 | 5 | | 0.4 | 5 | μΑ |
| Peak buffer output voltage | 5 | 10 | | | 10 | | | ٧ |

- 1. For selections to a supply voltage above ±22V, contact factory.
- 2. For operating at high temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 175° C/W which applies for the device soldered in a printed circuit board, operating in still air.
- 3. Buffer output current should be limited so as to not exceed package dissipation.

 4. These specifications apply for $V_S = \pm 16V$, $T_A = 25^{\circ}C$, amplifier bias current (I_{ABC}) = 500μA, pins 2 and 15 open unless otherwise specified. The inputs to the buffers are grounded and outputs are open.
- 5. These specifications apply for V_S = ±15V, I_{ABC} = 500 μ A, R_{OUT} = 5 Ω connected from the buffer output to $-V_S$ and the input of the buffer is connected to the transconductance amplifier output.

CONNECTION DIAGRAM




DESCRIPTION

The MC1456/1556 is an internally compensated precision monolithic operational amplifier featuring extremely low offset and bias currents and offset null capability. The MC1456/1556 is short circuit protected and its high common mode and differential input voltage range provides exceptional performance when used as an integrator, summing amplifier, and voltage follower.


FEATURES

- Low input bias current—15nA maximum
- Low input offset current—2.0nA maximum
- Low input offset voltage—4.0mV maximum
- High slew rate—2.5V/μs typical
 Large power bandwidth—40kHz typical
- Low power consumption—45mW maximum
- · Offset voltage null capability
- Output short circuit protection
- Input over-voltage protection
- MIL-STD-883A,B,C available

PIN CONFIGURATION




OFFSET ADJUST CIRCUIT



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|-------|
| Power supply voltage MC1556 | ±22 | V |
| MC1456 | ±18 | V |
| Differential input voltage | ± Vcc | l v |
| Common mode input voltage | ± Vcc | l v |
| Load current | 20 | mA |
| Output short circuit duration | Continuous | |
| Power dissipation | 680 | mW |
| Derate above T _A = 25°C | 4.6 | mW/°C |
| Operating temperature range | | |
| MC1556 | -55 to +125 | °c |
| MC1456 | 0 to +70 | ۰c |
| Storage temperature range | -65 to +150 | °C |

EQUIVALENT SCHEMATIC




DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V unless otherwise specified

| | | | | MC1556 | | | MC1456 | | |
|--|---|--|-----------|-------------------|-------------------|-----------|-------------------|--------------|----------------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | Over temperature | | 2.0 | 4.0 6.0 | | 5.0 | 10.0 14.0 | mVdc mVdc |
| los | Offset current | $0^{\circ}C \le T_{A} \le 70^{\circ}C$ $25^{\circ}C \le T_{A} \le 125^{\circ}C$ $-55^{\circ}C \le T_{A} \le 25^{\circ}C$ | | 1.0 | 2.0 3.0 5.0 | | 5.0 | 10.0 14 | nA nA nA nA |
| IBIAS | Input current | Over temperature | | 8.0 | 15 30 | | 15.0 | 30.0 40 | nA nA |
| V _{CM} CMRR Z _{IN} | Common mode voltage range Common mode rejection ratio Common mode input impedance | $R_S \le 10k\Omega$, $T_A = 25^{\circ}C$, $f = 100Hz$ $f = 20Hz$ | ±12 80 | ±13 110 250 | | ±11 70 | ±12 110 250 | | V dB MΩ |
| Vout | Output voltage swing | $R_L = 2k\Omega$ | ±12 | ±13 | | ±11 | ±12 | | V |
| lcc | Supply current | | | 1.0 | 1.5 | | 1.3 | 3.0 | mA |
| PD | DC quiescent power dissipation (V _O = 0) | | | 30 | 45 | | 40 | 90 | mW |
| PSRR | Supply voltage rejection ratio | $R_S \le 10k\Omega$ | | 50 | 100 | | 75 | 200 | μV/V |
| | Large signal voltage gain | $R_L \le 2k\Omega$, $V_{OUT} = \pm 10V$, $T_A = 25^{\circ}C$ Over temperature | 100 40 | 200 | | 70 40 | 100 | | V/mV V/mV |

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.

| | PARAMETER | TEST CONDITIONS | | MC1556 |) | | MC1456 | 3 | UNIT |
|------------------------|--|---|-----|----------------|-----|-----|----------------|--------------|--------------------------------|
| | PANAME I EN | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| Cp rp en | Differential input impedance Parallel input capacitance Parallel input resistance Equivalent input noise voltage | Open loop f = 20Hz $A_V = 100, R_S = 10k\Omega, f = 1.0kHz, \\ BW = 1.0kHz$ | | 6.0 5 45 | | | 6.0 3 45 | | pF MΩ nV/√ Hz |
| BWp | Power bandwidth Phase margin (open loop, unity gain) | $A_V = 1$, $R_L = 2k\Omega$, $THD \le 5\%$ $V_{OUT} = \pm 10V$ | | 40 70 | | | 40 70 | | kHz degrees |
| SR | Gain margin Slew rate (unity gain) | | | 18 2.5 | | | 18 2.5 | <u> </u> | dΒ V/μsec |
| Z _{OUT} BW | Output impedance Unity gain crossover frequency (open loop) | f ≈ 20Hz | | 1.0 1.0 | 2.0 | | 1.0 1.0 | 2.5 | kΩ MHz |

TYPICAL PERFORMANCE CHARACTERISTICS



GENERAL PURPOSE OPERATIONAL AMPLIFIER

DESCRIPTION


The MC1458 is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and exceptional temperature stability. The MC1458 is short-circuit protected and allows for nulling of offset voltage.

The MC1458/SA1458/MC1558 consists of a pair of 741 operational amplifiers on a single chip.

FEATURES

- Internal frequency compensation
- Short circuit protection
- Excellent temperature stability
- High input voltage range
- No latch-up
- 1558/1458 are 2 "op amps" in space of one 741 package
- MC1558 MIL-STD-883A,B,C available

PIN CONFIGURATIONS




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|------|
| Supply voltage | | |
| MC1458 | ±18. | V |
| SA1458 | ±18 | V |
| MC1558 | ±22 | V |
| Internal power dissipation | | |
| N package | 500 | mW |
| H package ¹ | 800 | mW |
| F.FE package | 1000 | mW |
| Differential input voltage | ±30 | V |
| Input voltage ² | ±15 | V |
| Output short-circuit duration | Continuous | |
| Operating temperature range | | |
| MC1458 | 0 to +70 | °C |
| SA1458 | -40 to +85 | °C |
| MC1558 | -55 to +125 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering 60sec) | 300 | °C |

NOTES

- Ratings based on thermal resistances, junction to ambient, of 240°C/W, 150°C/W, 110°C/W for N. H. F. and FE packages respectively, and a maximum junction temperature of 150°C.
- 2. For supply voltages less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.

EQUIVALENT SCHEMATIC



DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$, unless otherwise specified.

| | PARAMETER | TEST CONDITIONS | | MC1558 | | | |
|-------------|---|---|------------|-----------------|-------------|---------------|--|
| | | TEST CONDITIONS | Min | Тур | Max | UNI | |
| Vos | Offset voltage | $R_S = 10k\Omega$ $R_S = 10k\Omega$, over temp. | | 1.0 | 5.0 6.0 | mV mV | |
| los | Offset current | Over temp. | | 20 | 200 500 | nA nA | |
| IBIAS | Input bias current | Over temp. | | 80 | 500 1500 | nA nA | |
| Vout | Output voltage swing | $R_L = 10k\Omega$, over temp. $R_L = 2k\Omega$, over temp. | ±12 ±10 | ±14 ±13 | | V | |
| Avol | Large signal voltage gain | $R_L = 2k\Omega$, $V_O = \pm 10V$ $R_L = 2k\Omega$, $V_O = \pm 10V$, over temp. | 50 20 | 100 | | V/mV V/mV | |
| _ | Offset voltage adjustment range | | | ±30 | | mV | |
| PSRR | Supply voltage rejection ratio | $R_S \le 10k\Omega$ | | 30 | 150 | μV/V | |
| CMRR | Common mode rejection ratio | | 70 | 90 | | dB | |
| lcc | Supply current | | | 2.3 | 5.0 | mA | |
| VIN | Input voltage range | | ±12 | ±13 | | V | |
| Pđ | Power consumption | | | 70 | 150 | mW | |
| Rout Isc | Channel separation Output resistance Output short-circuit current | | | 120 75 25 | | dB Ω mA | |


DC ELECTRICAL CHARACTERISTICS $^{\circ}$ (Cont'd) $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, unless otherwise specified.

| | PARAMETER | TEST CONDITIONS | | MC1458 | 3 | SA1458 | | | |
|------------|---|---|------------|------------|------------|------------|------------|-------------|--------------|
| | | TEST CONDITIONS | Min | Тур | Max | Min Typ | | Max | רואט |
| Vos | Offset voltage | $R_S = 10k\Omega$ $R_S = 10k\Omega$, over temp. | | 2.0 | 6.0 7.5 | 7. | 2.0 | 6.0 7.5 | mV mV |
| los | Offset current | Over temp. | | 20 | 200 300 | | 20 | 200 500 | nA nA |
| IBIAS | Input bias current | Over temp. | | 80 | 500 800 | | 80 | 500 1500 | nA nA |
| Vout | Output voltage swing | $R_L = 10k\Omega$ $R_L = 2k\Omega$, over temp. | ±12 ±10 | ±14 ±13 | | ±12 ±10 | ±14 ±13 | | V |
| Avol | Large signal voltage gain | $R_L = 2k\Omega$, $V_O = \pm 10V$ $R_L = 2k\Omega$, $V_O = \pm 10V$, over temp. | 25 15 | 200 | | 20 15 | 200 | | V/m\ V/m\ |
| | Offset voltage adjustment range | | | ±30 | | | ±30 | | m∨ |
| PSRR | Supply voltage rejection ratio | $R_S \le 10k\Omega$ | 1 | 30 | 150 | | 30 | 150 | μV/V |
| CMRR | Common mode rejection ratio | | 70 | 90 | | 70 | 90 | | dB |
| lcc | Supply current | | | 2.3 | 5.6 | | 2.3 | 5.6 | mA |
| Vin Rin | Input voltage range Input resistance | | ±12 | ±13 | | ±12 | ±13 | | V MΩ |
| Pd | Power consumption | | | 70 | 170 | | 70 | 170 | mW |
| Isc | Channel separation Output short-circuit current | | | 120 25 | | | 120 25 | | dB mA |

AC ELECTRICAL CHARACTERISTICS TA = 25 °C, Vs = ± 15V, unless otherwise specified.

| | | MC1458 | UNIT | | | |
|---|---|--------|-------------------|-----|------------------|--|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| Parallel input resistance | Open loop, f≈ 20Hz | 0.3 | | | MΩ | |
| Common mode input impedance | f = 20Hz | | 200 | | MΩ | |
| Equivalent input noise voltage | $A_V = 100$, $R_S = 10k\Omega$, $B_W = 1.0kHz$, $f = 1.0kHz$ | | 45 | | nV √Hz | |
| Power bandwidth | $A_V = 1$, $R_L = 2.0k\Omega$, THD $\leq 5\%$, $V_{OUT} = 20Vp-p$ | | 14 | | kHz | |
| Phase margin | | | 65 | | degrees | |
| Gain margin | | | 11 | | dB | |
| Unity gain crossover frequency | Open loop | | 1.0 | | MHz | |
| Transient response unity gain Rise time Overshoot Slew rate | $V_{IN} = 20$ mV, $R_L = 2$ k Ω , $C_L \le 100$ pF $C \le 100$ pF, $R_L \ge 2$ k, $V_{IN} = \pm 10$ V | v | 0.3 5.0 0.8 | | μ\$ % V/μs | |


TYPICAL PERFORMANCE CHARACTERISTICS




GENERAL PURPOSE OPERATIONAL AMPLIFIER


MC/SA1458/MC1558


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)












DESCRIPTION

The MC3403 is a quad operational amplifier with true differential inputs. The device has electrical characteristics similar to the popular μ A741. However, the MC3403 has several distinct advantages over standard operational amplifier types in single supply applications. The MC3403 can operate at supply voltages as low as 3.0V or as high as 36V. The common mode input range includes the negative supply, thereby eliminating the necessity for external biasing components in many applications. The output voltage range also includes the negative power supply voltage.

FEATURES

- Short circuit protected outputs
- Class AB output stage for minimal crossover distortion
- True differential input stage
- Single supply operation: 3.0 to 36V
- Split supply operation: ±1.5 to ±18V
- Low input bias currents: 500nA max
- Four amplifiers per package
- · Internally compensated

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| | SYMBOL AND PARAMETER | RATING | UNIT |
|---|---|--|-------------------|
| V _{CC} V _{CC} V _{EE} | Power supply voltages Single supply Split supplies | 36 + 18 - 18 | Vdc Vdc Vdc |
| V _{IDR} | Input differential voltage range ⁽¹⁾ | ± 36 | Vdc |
| V _{ICR} | Input common mode voltage range ^(1,2) | ± 18 | Vdc |
| T _{stg} | Storage temperature range Ceramic package Plastic package | - 65 to + 150 - 55 to + 125 | °C |
| T _A | Operating ambient temperature range MC3503 MC3403 MC3303 | - 55 to + 125 0 to + 70 - 40 to + 85 | o o o |
| TJ | Junction temperature Ceramic package Plastic package | 175 150 | °C |

NOTES

- Split power supplies
- 2. For supply voltages less than \pm 15V, the absolute maximum input voltage is equal to the supply voltage.

CIRCUIT SCHEMATIC (1/4 Shown)



QUAD LOW POWER OPERATIONAL AMPLIFIERS

ELECTRICAL CHARACTERISTICS ($V_{CC} = + 15V$, $V_{EE} = - 15V$ for MC3503, MC3403; $V_{CC} = + 14V$, $V_{EE} = GND$ for MC3303. $T_A = 25$ °C unless otherwise noted)

| | | TEST | MC3503 | | MC3403 | | | MC3303 | | | UNIT | |
|-----------------------------------|---|---|----------------------------|------------------------------|------------|----------------------------|------------------------------|-----------|----------------------------|------------------------------|-----------------|-------|
| SYMBO | L AND PARAMETER | CONDITIONS | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | |
| V _{IO} | input offset voltage | T _A =T _{HIGH} to T _{LOW} ⁽¹⁾ | Ξ | 2.0 | 5.0 6.0 | | 2.0 | 10 12 | | 2.0 | 8.0 10 | mV |
| 10 | Input offset current | T _A = T _{HIGH} to T _{LOW} | | 10 | 50 200 | _ | 10 | 50 200 | _ | 30 — | 75 250 | nΑ |
| A _{VOL} | Large signal open- loop voltage gain | $V_O = \pm 10V$, $R_I = 2.0k\Omega$ | 50 | 200 300 | _ | 20 15 | 200 | _ | 20 15 | 200 | _ | V/mV |
| I _{IB} | Input bias current | $T_A = T_{HIGH}$ to T_{LOW} | 25 — | - 30 | - 500 | _ | -30 | - 500 | _ | - 30 | - 500 - 1000 | nA |
| | | $T_A = T_{HIGH}$ to T_{LOW} | | - 40 | - 1200 | | | - 800 | | 75 | - 1000 | Ω |
| z _o | Output impedance | f = 20Hz | - | 75 | | 0.3 | 1.0 | | 0.3 | 1.0 | | MΩ |
| z _i V _{OR} | Input impedance Output voltage range | $f = 20$ Hz $R_L = 10$ kΩ $R_L = 2.0$ kΩ | 0.3 ± 12 ± 10 | 1.0 ± 13.5 ± 13 | <u>-</u> | ± 12 ± 10 | ± 13.5 ± 13 | = | + 12 + 10 | + 12.5 + 12 | = | V |
| | | $R_L = 2.0k\Omega$, $T_A = T_{HIGH}$ to T_{LOW} | ± 10 | | _ | ± 10 | | | + 10 | | | |
| V _{ICR} | input common mode voltage range | | + 13V - V _{EE} | + 13.5V - V _{EE} | _ | + 13V - V _{EE} | + 13.5V - V _{EE} | | + 12V - V _{EE} | + 12.5V - V _{EE} | _ | V |
| CMRR | Common mode rejection ratio | R _S ≤10kΩ | 70 | 90 | _ | 70 | 90 | _ | 70 | 90 | _ | dB |
| I _{CC} ,I _{EE} | Power supply current (V _O = 0) | R _L =∞ | - | 2.5 | 4.0 | - | 2.5 | 7.0 | - | 2.5 | 7.0 | mA |
| los± | Individual output short circuit current ⁽²⁾ | | ± 10 | ± 30 | ± 45 | ± 10 | ± 20 | ± 45 | ± 10 | ± 30 | ± 45 | mA |
| PSRR+ | | | = | 30 | 150 | _ | 30 | 150 | _ | 30 | 150 | μVIV |
| PSRR - | Negative power supply rejection ratio | | _ | 30 | 150 | _ | 30 | 150 | _ | | _ | μV/V |
| Δ1 _{ΙΟ} /ΔΤ | Average temperature coefficient of input offset current | T _A = T _{HIGH} to T _{LOW} | _ | 50 | | - | 50 | _ | | 50 | _ | pA/°C |
| ΔV _{ΙΟ} /ΔΤ | Average temperature coefficient of input offset voltage | $T_A = T_{HIGH}$ to T_{LOW} | _ | 10 | _ | _ | 10 | - | _ | 10 | _ | μV/°C |
| BW₽ | Power bandwidth | $A_V = 1$, $R_L = 2.0k\Omega$, $V_O = 20V(p-p)$ THD = 5% | _ | 9.0 | - | - | 9.0 | - | - | 9.0 | - | kHz |
| BW | Small signal bandwidth | $A_V = 1, R_L = 10k\Omega, V_O = 50mV$ | - | 1.0 | - | - | 1.0 | _ | - | 1.0 | _ | MHz |
| SR | Slew rate | $A_V = 1, V_i = -10V$ to +10V | - | 0.6 | - | - | 0.6 | - | - | 0.6 | _ | V/μs |
| t _{TLH} | Rise time | $A_V = 1$, $R_L = 10k\Omega$, $V_O = 50mV$ | - | 0.35 | - | - | 0.35 | - | | 0.35 | _ | μS |
| t _{THL} | Fall time | $A_V = 1$, $R_L = 10k\Omega$, $V_O = 50mV$ | - | 0.35 | - | - | 0.35 | _ | | 0.35 | | μS |
| os | Overshoot | $A_V = 1, R_L = 10k\Omega$ $V_O = 50mV$ | - | 20 | - | | 20 | _ | | 20 | | % |
| φm | Phase margin | $A_V = 1$, $R_L = 2.0k\Omega$, $C_L = 200pF$ | - | 50 | _ | _ | 50 | | _ | 50 | | - |
| _ | Crossover distortion | $V_{IN} = 30 \text{mV}(p-p),$ $V_{OUT} = 2.0 \text{V}(p-p),$ f = 10 kHz | - | 1.0 | - | | 1.0 | - | - | 1.0 | - | % |

NOTES

1. THIGH = 125°C for MC3503, 70°C for MC3403, 85°C for MC3303. TLOW = -55°C for MC3503, 0°C for MC3403, -40°C for MC3303.

2. Not to exceed maximum package power dissipation.

QUAD LOW POWER OPERATIONAL AMPLIFIERS

MC3303/3403/3503

ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0V$, $V_{E} = GND$, $T_{A} = 25$ °C unless otherwise noted.)

| SYMBO | OL AND PARAMETER | TEST MC3503 | | MC3403 | | | | } | T | | | |
|------------------|---|--|--------------------------|--------------------------|----------|--------------------------|--------------------------|-------|--------------------------|--------------------------|-------|------|
| | | CONDITIONS | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UNIT |
| V _{IO} | Input offset voltage | | | 2.0 | 5.0 | | 2.0 | 10 | _ | _ | 10 | m۷ |
| I _{IO} | Input offset current | | _ | 30 | 50 | _ | 30 | 50 | _ | _ | 75 | nA |
| I _{IB} | Input bias current | | _ | - 200 | - 500 | _ | - 200 | - 500 | _ | | - 500 | nA |
| A _{VOL} | Large signal open- loop voltage gain | $R_L = 2.0 k\Omega$ | 10 | 200 | - | 10 | 200 | _ | 10 | 200 | - | V/mV |
| PSRR | Power supply rejection ratio | | _ | - | 150 | _ | - | 150 | _ | _ | 150 | μV/V |
| V _{OR} | Output voltage range ⁽³⁾ | $R_L = 10k\Omega,$ $v_{CC} = 5.0V$ | 3.3 | 3.5 | _ | 3.3 | 3.5 | _ | 3.3 | 3.5 | - | Vp-p |
| | | $R_{L} = 10k\Omega,$ $5.0V \le V_{CC} \le 30V$ | V _{CC} - 1.7 | V _{CC} - 1.5 | <u> </u> | V _{CC} - 1.7 | V _{CC} - 1.5 | _ | V _{CC} - 1.7 | V _{CC} - 1.5 | - | |
| Icc | Power supply current | | _ | 2.5 | 4.0 | _ | 2.5 | 7.0 | _ | 2.5 | 7.0 | mA |
| _ | Channel separation | f=1.0kHz to 20kHz (input referenced) | _ | - 120 | _ | _ | - 120 | - | _ | - 120 | - | dB |

NOTE

60

40


20

0 -20 ∐

100 1.0K 10K 100K 1.0M

f, FREQUENCY (Hz)

TYPICAL PERFORMANCE CURVES




15

10

5.0

~5.0

1.0K





f, FREQUENCY (Hz)

^{3.} Output will swing to ground.

QUAD LOW POWER OPERATIONAL AMPLIFIERS


TYPICAL PERFORMANCE CURVES (Continued)






APPLICATIONS







WEIN BRIDGE OSCILLATOR




HIGH IMPEDANCE DIFFERENTIAL AMPLIFIER



COMPARATOR WITH HYSTERESIS



APPLICATIONS (Continued)



IF SOURCE IMPEDANCE VARIES, FILTER MAY BE PRECEDED WITH VOLTAGE FOLLOWER BUFFER TO STABILIZE FILTER PARAMETERS.

DESCRIPTION

The 530/5530 are new generation operational amplifiers featuring high slew rates combined with improved input characteristics. Internally compensated, the SE530/5530 guarantee slew rates of $25V/\mu s$ with 2mV maximum offset voltage. Industry standard pinout and internal compensation allow the user to upgrade system performance by directly replacing general purpose amplifiers such as the 741, 747, 1458, 4558 and LF356 types.


FEATURES


- · Gain bandwidth product-3MHz
- $35V/\mu s$ slew rate (Gain = -1)
- · Internal frequency compensation
- Low input offset voltage 2mV max
- Low input bias current-60nA max
- Short circuit protection
- Offset null capability
- · Large common mode and differential voltage ranges

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-------------|------|
| Supply voltage | | |
| SE530/5530 | ±22 | l v |
| NE530/5530 | ±18 | l v |
| Internal power dissipation | | |
| N Package | 500 | mW |
| H Package | 800 | mW |
| FE Package | 1000 | mW |
| Differential input voltage | ±30 | V |
| Input voltage | ±15 | V |
| Operating temperature range | | |
| SE530/5530 | -55 to +125 | °C |
| NE530/5530 | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature range (Solder, 60sec) | 300 | °C |
| Output short circuit | Indefinite | |

EQUIVALENT SCHEMATIC EACH AMPLIFIER





*Metal cans (H) not recommended for new designs

NE/SE530/5530

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = \pm 15V$ unless otherwise specified.¹

| PARAMETER | TEST CONDITIONS | Si | E530/55 | 30 | N | 30 | UNIT | |
|---|--|------------|------------|------------|------------|------------|------------|---------------|
| PANAMETER | 1231 CONDITIONS | Min | Тур | Max | Min | Тур | Max | וואט |
| Input offset voltage | Rs ≤ 10kΩ Over temperature | | 0.7 | 4.0 5.0 | | 2.0 | 6.0 7.0 | mV mV |
| Temperature coefficient of input offset voltage | | | 3 | 15 | | 6 | | μV/°0 |
| Input offset current | Over temperature | | 5 | 20 40 | | 15 | 40 80 | nA nA |
| Input bias current | Over temperature | | 45 | 80 200 | | 65 | 150 200 | nA nA |
| Input resistance | | 3 | 10 | | 1 | 6 | | МΩ |
| Input voltage range | | ±12 | ±13 | | ±12 | ±13 | | V |
| Large signal voltage gain | $R_L \ge 2k\Omega$, $V_0 = \pm 10V$ Over temperature | 50 25 | 200 | | 50 25 | 200 | | V/m\ V/m\ |
| Output voltage swing | $R_L \geq 10k\Omega$ $R_L \geq 2k\Omega$ | ±12 ±10 | ±14 ±13 | | ±12 ±10 | ±14 ±13 | | V V V |
| Output short circuit current | | | 25 | | - | 25 | | mA |
| Output resistance | | | 100 | | | 100 | | Ω |
| Supply current | Each amplifier Over temperature | | 2.0 2.2 | 3.0 3.6 | | 2.0 2.2 | 3.0 | mA mA |
| Common mode rejection ratio | Rs ≤ 10kΩ Over temperature | 70 | 90 | | 70 | 90 | | dB |
| Power supply rejection ratio | Rs ≤ 10kΩ Over temperature | | 30 | 150 | | 30 | 150 | μ V /\ |


AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = \pm 15$ V unless otherwise specified.


| PARAMETER | TEST CONDITIONS | SE530/5530 | | | NE530/5530 | | | LIAUT |
|--------------------------|--|------------|-----|-----|------------|-----|-----|-------|
| | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Transient Response | | | | | | | | |
| Small signal rise time | | | .06 | | | .06 | 1 | μS |
| Small signal overshoot | | | 13 | | | 13 | | % |
| Settling time | TO 0.1% (10V step) | | 0.9 | | | 0.9 | ļ | μS |
| Slew rate | $\pm 15V$ supply, $V_0 = \pm 10V$, $R_L \ge 2k\Omega$ | | | | | | | |
| Unity gain inverting | | 25 | 35 | | 20 | 35 | | V/μs |
| Unity gain non-inverting | | 18 | 25 | | 12 | 25 | | V/μ |
| Power bandwidth | 5% THD, $V_0 = \pm 10V$, | 360 | 500 | | 280 | 500 | | kHz |
| | $R_L \ge 2k\Omega$ | | | | | Ì | Ì | 1 |
| Small signal bandwidth | Open loop | | 3 | | | 3 | | MHz |
| Channel separation | | | 120 | | | 120 | | dB |

NOTE

Operating temperature range for the SE530/5530 is -55°C to +125°C.
 Operating temperature range for the NE530/5530 is 0°C to +70°C.

TYPICAL PERFORMANCE CHARACTERISTICS







10

INPUT NOISE CURRENT

15 SUPPLY VOLTAGE (±V)


INPUT COMMON MODE








INPUT BIAS CURRENT

INPUT NOISE VOLTAGE











POWER CONSUMPTION




OUTPUT VOLTAGE SWING

NE/SE530/5530


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)





TYPICAL CIRCUIT CONNECTION




TEST LOAD CIRCUITS










VOLTAGE WAVEFORMS




DESCRIPTION

The 531 is a fast slewing high performance operational amplifier which retains do performance equal to the best general purpose types while providing far superior large signal ac performance. A unique input stage design allows the amplifier to have a large signal response nearly identical to its small signal response. The amplifier is compensated for truly negligible overshoot with a single capacitor. In applications where fast settling and superior large signal bandwidths are required, the amplifier out performs conventional designs which have much better small signal response. Also, because the small signal response is not extended, no special precautions need be taken with circuit board layout to achieve stability. The high gain, simple compensation and excellent stability of this amplifier allow its use in a wide variety of instrumentation applications.


FEATURES

- 35V/μsec slew rate at unity gain
- Pin for pin replacement for μA709, μA748 or LM101
- Compensated with a single capacitor
- Same low drift offset null circuitry as μA741
- Small signal bandwidth 1MHz
- Large signal bandwidth 500KHz
- True op amp de characteristics make the 531 the ideal answer to all slew rate limited operational amplifier applications.

PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC



HIGH SLEW RATE OPERATIONAL AMPLIFIER

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|------|
| Supply voltage | ±22 | V |
| Internal power dissipation1 | 300 | mW |
| Differential input voltage | ±15 | V |
| Common mode input voltage2 | ±15 | V |
| Voltage between offset null and V- | ±0.5 | V |
| Operating temperature range | | |
| NE531 | 0 to +70 | °C |
| SE531 | ~55 to +125 | l °c |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature | | |
| (soldering, 60 sec) | 300 | °C |
| Output short circuit duration3 | indefinite | |

NOTES

DC ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$ unless otherwise specified.

| - | | TEST SOMBITIONS | | SE531 | 1 | | NE531 | | |
|-------------------------|--|--|----------|-------|--------------------|-----------|-------|----------------------|----------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | $R_S \le 10k\Omega$, $T_A = 25$ °C $R_S \le 10k\Omega$, over temp | | 2.0 | 5.0 6.0 | | 2.0 | 6.0 7.5 | mV mV |
| los | Offset current | T _A = 25°C T _A = HIGH T _A = LOW | | 30 | 200 200 500 | | 50 | 200 200 300 | nA nA nA |
| IBIAS | Input current | T _A = 25°C T _A = HIGH T _A = LOW | | 300 | 500 500 1500 | | 400 | 1500 1500 2000 | nA nA nA |
| V _{CM} CMRR | Common mode voltage range Common mode rejection ratio | $ \begin{aligned} T_A &= 25^{\circ}\text{C} \\ T_A &= 25^{\circ}\text{C}, \ R_S \leq 10 \text{k}\Omega \\ \text{Over temp } R_S \leq 10 \text{k}\Omega \end{aligned} $ | ±10 | 90 | | ±10 70 | 100 | | V dB dB |
| Rin | Input resistance | T _A = 25°C | | 20 | | | 20 | | MΩ |
| Vout | Output voltage swing | R _L ≥ 10kΩ, over temp | ±10 | ±13 | | ±10 | ±13 | | ٧ |
| Icc Pb | Supply current Power consumption | T _A = 25°C T _{MAX} T _A = 25°C | | | 7.0 7.0 210 | | | 10 10 300 | mA mA mW |
| PSRR | Power supply rejection ratio | $R_S \le 10k\Omega$, $T_A = 25^{\circ}C$ $R_S \le 10k\Omega$, over temp | | 10 | 150 | | 10 | 150 | μV/V μV/V |
| Rout | Output resistance | T _A = 25°C | | 75 | | | 75 | | Ω |
| Avol | Large signal voltage gain | $T_A = 25^{\circ} \text{ C}, R_L \ge 10 \text{ k}\Omega, V_{OUT} = \pm 10 \text{ V}$ $R_L \ge 10 \text{ k}\Omega, V_{OUT} = \pm 10 \text{ V}, \text{ over temp}$ | 50 25 | . 100 | | 20 15 | 60 | | V/mV V/mV |

NOTE

Rating applies for case temperature to 125°C, derate linearly at 6.5mW/°C for ambient temperatures above +75°C.

For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.

Short circuit may be to ground or either supply. Rating applies to +125°C case temperature or to +75°C ambient temperature.

^{1.} Temperature range: $SE531 - 55^{\circ}C \leq T_{A} \leq 125^{\circ}C$ $NE531 \ 0^{\circ}C \leq T_{A} \leq 70^{\circ}C$


AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise specified.

| DADAMETER | TEST CONDITIONS | | NE531 | | | SE531 | | |
|--|---|-----|----------------------|-----|-----------|----------------------|----------|------------------------------|
| PARAMETER | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Full power bandwidth | | | 500 | | | 500 | | kHz |
| Settling time (1%) (.01%) | $Av = +1, V_{IN} = \pm 10V$ | | 1.5 2.5 | | | 1.5 2.5 | | μS μS |
| Large signal overshoot Small signal overshoot | $Av = +1$, $V_{IN} = \pm 10V$ $Av = +1$, $V_{IN} = 400mV$ | | 2 5 | | | 2 5 | | % % |
| Small signal risetime | $Av = +1, V_{IN} = 400mV$ | | 300 | i i | | 300 | <u> </u> | ns |
| Siew rate | $A_V = 100$ $A_V = 10$ $A_V = 1$ (noninverting) $A_V = 1$ (inverting) | | 35 35 30 35 | | 20° 25 | 35 35 30 35 | | V/μs V/μs V/μs V/μs |


NOTE

1. All AC testing is performed in the transient response test circuit

TEST LOAD CIRCUITS




TYPICAL PERFORMANCE CHARACTERISTICS ($V_S = \pm 15V$, $T_A = +25^{\circ}C$, unless otherwise specified.)





HIGH SLEW RATE OPERATIONAL AMPLIFIER

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)





TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)







TYPICAL APPLICATIONS







TYPICAL APPLICATIONS (Cont'd)









LOW POWER DUAL OPERATIONAL AMPLIFIERS NE/SA/SE532/LM158/258/358

DESCRIPTION

The 532/358 consists of two independent, high gain, internally frequency compensated operational amplifiers designed specifically to operate from a single power supply over a wide range of voltages. Operation from dual power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage.

FEATURES

- Internally frequency compensated for unity gain
- Large dc voltage gain—(100dB)
- Wide bandwidth (unity gain)—1MHz (temperature compensated)
- Wide power supply range single supply—(3Vdc to 30Vdc) or dual supplies—(±1.5Vdc to ±15Vdc)
- Very low supply current drain (400 μA) essentially independent of supply voltage (1mW/op amp at ±5Vdc)
- Low input biasing current—(45nA dc temperature compensated)
- Low input offset voltage—(2mVdc) and offset current—(5nA dc)

- Differential input voltage range equal to the power supply voltage
- Large output voltage—(0Vdc to V+—-1.5Vdc swing)
- SE532 MIL-STD-883A,B,C available


UNIQUE FEATURES

In the linear mode the input common-mode voltage range includes ground and the output voltage can also swing to ground, even though operated from only a single power supply voltage. The unity gain cross frequency is temperature compensated. The input bias current is also temperature compensated.


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|---|--|
| Supply voltage, V+ Differential input voltage Input voltage Power dissipation ¹ FE package | 32 or ±16 32 -0.3 to +32 900 | Vdc Vdc Vdc mW |
| H package N package Output short-circuit to GND ⁵ V+ < 15 Vdc and T _A = 25°C | 680 500 Continuous | mW mW |
| Operating temperature range NE532/LM358 LM258 SA532N SE532/LM158 Storage temperature range Lead temperature (soldering, 10sec) | 0 to +70 -25 to +85 -40 to +85 -55 to +125 -65 to +150 300 | °C ° |

EQUIVALENT CIRCUIT



PIN CONFIGURATIONS



LOW POWER DUAL OPERATIONAL AMPLIFIERS

NE/SA/SE532/LM158/258/358

DC ELECTRICAL CHARACTERISTICS T_A = 25°C, V+ = +5V unless otherwise specified.

| PARAMETER | TEST CONDITIONS | SE53 | 32, LM1 | 58/258 | NE/S | SA532/L | M358 | UNIT |
|---|---|--------------|------------|------------------|--------------|------------|------------------|--------------|
| FARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| Vos Offset voltage [†] | $R_S \le 0\Omega$ $R_S \le 0\Omega$, over temp. | | ±2 | ±5 ±7 | | ±2 | ±7 ±9 | mV mV |
| Vos Drift | $R_S = 0\Omega$, over temp. | | 7 | | | 7 | | μV/°C |
| los Offset current | I _{IN} (+) – I _{IN} (-) Over temp. | | ±3 | ±30 ±100 | | ±5 | ±50 ±150 | nA nA |
| los Drift | | | 10 | | | 10 | | pA/°C |
| IBIAS Input current2 | l _{IN} (+) or l _{IN} (-) Over temp., l _{IN} (+) or l _{IN} (-) | | 45 40 | 150 300 | | 45 40 | 250 500 | nA nA |
| V _{CM} Common mode voltage range ³ C _{MRR} Common mode rejection ratio | V+ = 30V Over temp., V+ = 30V | 0 0 70 | 85 | V+-1.5 V+-2.0 | 0 0 65 | 70 | V+-1.5 V+-2.0 | |
| V _{OUT} Output voltage swing (V _{OH}) V _{OUT} Output voltage swing (V _{OL}) | $R_L \ge 2k\Omega$, V+ = 30V, over temp $R_L \ge 10k\Omega$, V+ = 30V, over temp $R_L \le 10k\Omega$, over temp. | 26 27 | 28 5 | 20 | 26 27 | 28 5 | 20 | V V mV |
| Icc Supply current | R _L = ∞, V+ = 30V R _L = ∞ on all amplifiers, over temp | | 1.0 0.5 | 2.0 1.2 | | 1.0 0.5 | 2.0 | mA mA |
| A _{VOL} Large signal voltage Gain | $R_L \ge 2k\Omega$, $V_{OUT} \pm 10V$, $V+ = 15V$ (for large V_O swing) Over temp. | 50 25 | 100 | | 25 15 | 100 | | V/mV V/mV |
| PSRR Supply voltage rejection ratio | Rs ≤ 0Ω | 65 | 100 | | 65 | 100 | | dB |
| Amplifier-to-amplifier coupling4 | f = 1kHz to 20kHz (input referred) | | -120 | | | -120 | | dB |
| Output current Source | $V_{IN+} = +1Vdc, V_{IN-} = 0Vdc, V_{IN-} = 15Vdc$ $V_{IN+} = +1Vdc, V_{IN-} = 0Vdc,$ | 20 | 40 | | 20 | 40 | | mA |
| Sink | V+ = 15Vdc, over temp. V_{IN} -= +1Vdc, V_{IN} + = 0Vdc, V+ = 15Vdc | 10 | 20 | | 10 10 | 20 20 | | mA mA |
| | V_{IN} = +1Vdc, V_{IN} = 0Vdc, V+ = 15Vdc, over temp. | 5 | 8 | | 5 | 8 | | mA |
| | $V_{IN}+=0V$, $V_{IN}-=+1Vdc$, $V_{O}=200mV$ | 12 | 50 | | 12 | 50 | | μΑ |
| Isc Short circuit current5 | | | 40 | 60 | | 40 | 60 | mA |
| Differential input voltage6 | | | <u></u> | V+ | | | V+ | V |

NOTES

- Short circuits from the output to V+ can cause excessive heating and eventual
 destruction. The maximum output current is approximately 40mA independent of the
 magnitude of V+. At values of supply voltage in excess of +15Vdc, continuous shortcircuits can exceed the power displation states and case question destruction.
- circuits can exceed the power dissipation ratings and case eventual destruction.

 6. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ -1.5V, but either or both inputs can go to +32Vdc without damage.
- For operating at high temperatures, all devices must be derated based on a +125°C
 maximum junction temperature and a thermal resistance of 175°C/W which applies
 for the device soldered in a printed circuit board, operating in a still air ambient.


^{1.} Vo \approx 1.4V, Rs = 0 Ω with V+ from 5V to 30V; and over the full input common-mode range (0V to V+ -1.5V).

The direction of the input current is out of the IC due to the pnp input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the input lines.

The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ -1.5V, but either or both inputs can go to +32V without damage.

^{4.} Due to proximity of external components, insure that coupling is not originating via stray capacitance between these external parts. This typically can be detected as this type of capacitance coupling increases at higher frequencies.


TYPICAL PERFORMANCE CHARACTERISTICS



LOW POWER DUAL OPERATIONAL AMPLIFIERS

NE/SA/SE532/LM158/258/358

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



DESCRIPTION


The 4558 is a dual operational amplifier internally compensated. The use of planar epitaxial process for silicon chip construction gives the IC unique performance characteristics.

Excellent channel separation allows the use of a dual device in a single amp application, providing the highest packaging density. The NE/SA/SE4558 is a pin for pin replacement for the RC/RM/RV4558.

FEATURES

- · 2.5MHz unity gain bandwidth guaranteed
- Supply voltage ± 22V for SE4558 and ± 18V for NE4558
- . Short circuit protection
- . No frequency compensation required
- · No latch-up
- · Large common mode and differential voltage ranges
- · Low power consumption

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|---------------|------|
| Supply voltage | | |
| SE4558: | ± 22 | V |
| NE4558, SA4558: | ± 18 | V |
| Internal power dissipation (Note 1) | 500 | mW |
| Differential input voltage | ± 30 | v |
| Input voltage (Note 2) | ± 15 | V |
| Storage temperature range | - 65 to + 150 | l °C |
| Operating temperature range | | |
| SE4558: | - 55 to + 125 | l °C |
| SA4558: | - 40 to +85 | °C |
| NE4558: | 0 to +70 | °C |
| Lead temperature (soldering, 60s) | 300 | °C |
| Output short circuit duration (Note 3) | Indefinite | |

NOTES

- 1. Rating applies for case temperatures to + 125°C; derate linearly at 5.6 mw/°C for ambient temperatures above + 75°C for SE4558.
- 2. For supply voltages less than ± 15V, the absolute maximum input voltage is equal to the supply voltage.
- 3. Short circuit may be to ground on one amp only. Rating applies to + 125°C case temperature or + 75°C ambient temperature for NE4558 and to +85°C ambient temperature for SA4558.

EQUIVALENT SCHEMATIC



DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIER

NE/SA/SE4558

ELECTRICAL CHARACTERISTICS V_{CC} = ± 15V, T_A = 25 °C unless otherwise specified

| PARAMETER | TEST | | SE4558 | | | NE/SA4558 | 1 | |
|--|--|--------------|--------------|-----|--------------|--------------|-----|---------|
| PARAMETER | CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Input offset voltage | R _S ≤10kΩ | | 1.0 | 5.0 | | 2.0 | 6.0 | mV |
| Input offset current | | | 50 | 200 | | 30 | 200 | nA |
| Input bias current | | | 40 | 500 | | 200 | 500 | nA |
| Input resistance | | 0.3 | 1.0 | | 0.3 | 1.0 | | ΜΩ |
| Large signal voltage gain | $R_L \ge 2K\Omega$ $V_{OUT} = \pm 10V$ | 50,000 | 300,000 | | 20,000 | 300,000 | | |
| Output voltage swing | $R_L \ge 10k\Omega$ $R_L \ge 2k\Omega$ | ± 12 ± 10 | ± 14 ± 13 | | ± 12 ± 10 | ± 14 ± 13 | | V |
| Input voltage range | | ± 12 | ± 13 | | ± 12 | ± 13 | | V |
| Common mode rejection ratio | R _S ≤10kΩ | 70 | 100 | | 70 | 100 | | dB |
| Supply voltage rejection ratio | R _S ≤10kΩ | | 10 | 150 | | 10 | 150 | μV/V |
| Power consumption (all amplifiers) | R _L = ∞ | | 100 | 170 | | 100 | 170 | mW |
| Transient response (unity gain) Risetime Overshoot | $V_{IN} = 20 \text{mV}$ $R_L = 2 \text{K}\Omega$ $C_L \le 100 \text{pF}$ | | 100 15.0 | | | 100 15.0 | | ns % |
| Slew rate (unity gain) | R _L ≥2kΩ | | 1.0 | | | 1.0 | | V/µs |
| Channel separation (gain = 100) | f = 10kHz $R_S = 1k\Omega$ | | 90 | | | 90 | | dB |
| Unity gain bandwidth (gain = 1) | | 2.5 | 3.0 | | 2.0 | 3.0 | | MHz |

The following specifications apply for $-55\,^{\circ}\text{C} \le \text{T}_{\text{A}} \le +125\,^{\circ}\text{C}$ for SE4558; $0\,^{\circ}\text{C} \le \text{T}_{\text{A}} \le +70\,^{\circ}\text{C}$ for NE4558; $-40\,^{\circ}\text{C} \le \text{T}_{\text{A}} \le +85\,^{\circ}\text{C}$ for SA4558

| Input offset voltage | R _S ≤10kΩ | | | 6.0 | | | 7.5 | m۷ |
|---------------------------|--|--------|-----------|------------|--------|-----------|------------|----|
| Input offset current | | | | 500 | | | 300/500* | nA |
| Input bias current | | | | 1500 | | | 800/1500* | nA |
| Large signal voltage gain | $R_{L} \ge 2k\Omega$ $V_{OUT} = \pm 10V$ | 25,000 | | | 15,000 | | | |
| Output voltage swing | $R_L \ge 2k\Omega$ | ± 10 | | | ± 10 | | | V |
| Power consumption | $V_S = \pm 15V$ $T_A = HIGH$ $T_A = LOW$ | | 90 120 | 150 200 | | 90 120 | 150 200 | mW |


*SA4558

DUAL GENERAL-PURPOSE OPERATIONAL AMPLIFIER


NE/SA/SE4558

TYPICAL PERFORMANCE CURVES


INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




COMMON MODE RANGE AS A FUNCTION OF SUPPLY VOLTAGE




OPEN LOOP VOLTAGE GAIN
AS A FUNCTION OF
FREQUENCY




OPEN LOOP GAIN AS A FUNCTION OF TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF AMBIENT TEMPERATURE




TYPICAL OUTPUT VOLTAGE
AS A FUNCTION OF
SUPPLY VOLTAGE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE



OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY



TYPICAL PERFORMANCE CURVES (Continued)



SINGLE OR DUAL HIGH SLEW RATE OP AMP

DESCRIPTION

The 535 and 5535 are new generation operational amplifiers featuring high slew rates combined with improved input characteristics. The 535 is a single device while the 5535 is a dual configuration. Internally compensated for unity gain, the SE535 and SE5535 feature a guaranteed unity gain slew rate of 10V/µs with 2mV maximum offset voltage. Industry standard pin out and internal compensation allow the user to upgrade system performance by directly replacing general purpose amplifiers, such as 741, 747 and 1558.

FEATURES

- 15V/μs unity gain slew rate
- · Internal frequency compensation
- Low input offset voltage—2mV
- . Low input bias current 80nA max
- Short circuit protected
- Offset null capability
- · Large common mode and differential voltage ranges

Pin compatibility


5535 741 747,1558

Configuration


Single

Dual

EQUIVALENT SCHEMATIC (One Amplifier)



PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | SE535/ SE5535 | NE535/ NE5535 | UNIT |
|--|-------------------|-------------------|------|
| Supply voltage | ±22 | ±18 | V |
| Internal power dissipation ¹ N Package | 500 | 500 | mW |
| H Package | 800 | 800 | mW |
| F Package | 1000 | 1000 | mW |
| Differential input voltage | ±30 | +30 | ''' |
| Input voltage2 | ±15 | ±15 | l v |
| Operating temperature range | -55 to +125 | 0 to +70 | l ∘c |
| Storage temperature range | -65 to +150 | -65 to +150 | l ∘c |
| Lead temperature (solder, 60sec) Output short circuit3 | 300 Indefinite | 300 Indefinite | °C |

NOTES

- 2. For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.*

| | PARAMETER | TEST COMPLETIONS | SE5 | 35/SE | 5535 | NE5 | 35/NE | 5535 | |
|-------------------------|--|---|------------|------------|------------|------------|------------|------------|--------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Input offset voltage | $R_S \le 10k\Omega$ $R_S \le 10k\Omega$, over temp. | | 0.7 | 4.0 5.0 | | 2.0 | 6.0 7.0 | mV mV |
| ΔVos | Input offset voltage drift | $R_S = 0\Omega$, over temp. | | 4.0 | | | 6.0 | 7.0 | μV/°C |
| los | Input offset current | Over temp. | | 5 | 20 40 | | 15 | 40 80 | nA VnA |
| İB | Input current | Over temp. | | 45 | 80 200 | | 65 | 150 200 | nA nA |
| V _{CM} CMRR | Common mode voltage range Common mode rejection ratio | $R_S \le 10 k\Omega$, over temp. | ±12 70 | ±13 90 | | ±12 70 | ±13 90 | | V dB |
| PSRR | Power supply rejection | $R_S \le 10k\Omega$, over temp. | | 30 | 150 | | 30 | 150 | μ٧/٧ |
| RIN | Input resistance | | 3 | 10 | | 1 | 6 | | МΩ |
| Avol | Large signal voltage gain | $R_L \ge 2k\Omega$, $V_{OUT} = \pm 10V$ $R_L \ge 2k\Omega$, $V_{OUT} = \pm 10V$, over temp. | 50 25 | 500 | | 50 25 | 500 | | V/m\ V/m\ |
| Vout | Output voltage | $R_L \ge 2k\Omega$, over temp. $R_L \ge 10k\Omega$, over temp. | ±10 ±12 | ±13 ±14 | | ±10 ±12 | ±13 ±14 | | V V |
| lcc | Supply current | Per amplifier Per amplifier, over temp. | | 1.8 2 | 2.8 3.3 | | 1.8 2 | 2.8 | mA mA |
| PD | Power dissipation | Per amplifier Per amplifier, over temp. | | 54 60 | 84 99 | | 54 60 | 84 | mW mW |
| Isc | Output short circuit current | | | 25 | | | 25 | | mA |
| Rout | Output resistance | | | 100 | | | 100 | | Ω |

*NOTE

Temperature range SE types -55° C \leq T_A \leq 125°C NE types 0° C \leq T_A \leq 70°C

Rating applies for thermal resistances junction to ambient of 240° C/W and 150° C/W for N and H packages, respectively. Maximum chip temperature is 150° C.


SINGLE OR DUAL HIGH SLEW RATE OP AMP

NE/SE535/5535


AC ELECTRICAL CHARACTERISTICS TA = 25°C unless otherwise specified.

| | TEST COMPLETIONS | SE535/SE5535 | | | NE535/NE5535 | | | |
|--|--|--------------|----------------------|-----|--------------|----------------------|-----|-----------------------|
| PARAMETER | TEST CONDITIONS Min | | Тур | Max | Min | Тур | Max | UNIT |
| Gain/bandwidth product | | | 1 | | | 1 | | MHz |
| Transient response Small signal rise time Small signal overshoot Settling time Slew rate | To 0.1% $R_L \ge 10kΩ$, unity gain, non-inverting | 10 | 0.25 6 3 15 | | 10 | 0.25 6 3 15 | | μs % μs V/μs |

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




SINGLE OR DUAL HIGH SLEW RATE OP AMP

VOLTAGE WAVEFORMS

SETTLING TIME MEASUREMENT -10V ОИТРИТ FALSE SUMMING NODE **SLEW RATE MEASUREMENT** INPUT 50% - 10V OUTPUT -SLEW RATE V(-) TO V(+) (MEASUREMENT PERIOD) SLEW RATE V(-) TO V(-) (MEASUREMENT PERIOD) **SMALL-SIGNAL TRANSIENT** RESPONSE DEFINITIONS NPUT GND OVERSHOOT OUTPUT 50% FALL TIME 10% OVERSHOOT VOS RISE TIME

TEST CIRCUITS



DESCRIPTION

The NE/SE538/5538 are new generation operational amplifiers featuring high slew rates combined with improved input characteristics. Internally compensated for gains of 5 or larger, the SE538/5538 offers guaranteed minimum slew rates of $40V/\mu s$ or larger. Featuring 2mV max input offset voltage, the 538 is a single amplifier while the 538 is a dual amplifier. Industry standard pin out and internal compensation allow the user to upgrade system performance by directly replacing general purpose amplifiers, such as 748, 101A, 741, 747 and 1458.

FEATURES

- · 2mV input offset voltage
- 80nA max input offset current
- Short circuit protected
- Offset null capability
- Large common mode and differential voltage ranges
- 60V/µs slew rate (gain of +5, −4 min)
- 6MHz gain bandwidth product (gain +5, -4 minimum)
- Internal frequency compensation (gain of +5, -4 minimum)
- Pin out: 538 same as 741 (single)
 5538 same as 747, 1458 (dual)


ABSOLUTE MAXIMUM RATINGS1,2,3

| | PARAMETER | RATING | UNIT |
|----------------|-----------------------------------|-------------|------|
| Vcc | Supply voltage | | |
| | SE military grade | ±22 |) v |
| | NE commercial grade | ±18 | V |
| PD | Internal power dissipation | 1000 | mW |
| | FE package | | |
| P _D | Internal power dissipation1 | 500 | mW |
| | N package | | i |
| PD | Internal power dissipation1 | 800 | mW |
| | H package | | |
| | Differential input voltage | ±30 | l v |
| | Input voltage2 | ±15 | l v |
| | Operating temperature range | | |
| 1 | SE military grade | -55 to +125 | °C |
| | NE commercial grade | 0 to 70 | °C |
| | Output short circuit ³ | indefinite | • |
| | Storage temperature range | -65 to +150 | l °c |
| | Lead temperature (solder, 60sec.) | 300 | °C |


NOTES

- Rating applies for thermal resistances of 240°C/W and 150°C/W junction to ambient for N and H packages. Maximum chip temperature is 150°C.
- For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage
- Short circuit may be to ground or either supply. Rating applies to 125°C case temperature or 75°C ambient temperature.

PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC (EACH AMPLIFIER)



DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.

| | PARAMETER | TEST CONDITIONS | SE538/SE5538 | | | NE538/NE5538 | | | T |
|-----------------|---------------------------------|--|--------------|------------|------------|--------------|------------|--|--------------|
| I CHAME (EI) | | 1EST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Input offset voltage | $R_S \le 10k\Omega$ $R_S \le 10k\Omega$, over temp. | | 0.7 | 4.0 5.0 | | 2.0 | 6.0 7.0 | mV mV |
| ΔV_{OS} | Input offset voltage drift | $R_S = 0\Omega$, over temp. | | 4.0 | | | 6.0 | 1 | μV/°C |
| los | Input offset current | Over temp. | | 5 | 20 40 | | 15 | 40 80 | nA nA |
| l _B | Input current | Over temp. | | 45 | 80 200 | | 65 | 150 200 | nA nA |
| Vсм | input common mode voltage range | | ±12 | ±13 | | ±12 | ±13 | | V |
| CMRR | Common mode rejection ratio | $R_S \le 10k\Omega$, over temp. | 70 | 90 | | 70 | 90 | | dB |
| PSRR | Power supply rejection | $R_S \le 10k\Omega$, over temp. | | 30 | 150 | | 30 | 150 | μV/V |
| Rin | Input resistance | | 3 | 10 | | 1 | 6 | | MΩ |
| Avol | Large signal voltage gain | $\begin{aligned} R_L &\geq 2k\Omega, \ V_{OUT} = \pm 10V \\ \text{Over temp.,} \\ R_L &\geq 2k\Omega, \ V_{OUT} = \pm 10V \end{aligned}$ | 50 25 | 200 | | 50 25 | 200 | | V/mV V/mV |
| Vouт | Output voltage | Over temp., $R_L \ge 2k\Omega$ Over temp., $R_L \ge 10k\Omega$ | ±10 ±12 | ±13 ±14 | | ±10 ±12 | ±13 ±14 | | V |
| lcc | Supply current | Per amplifier Over temp., per amplifier | | 2 2.2 | 3 3.6 | | 2 2.2 | 3 | mA mA |
| PD | Power dissipation | Per amplifier Over temp., per amplifier | | 60 66 | 90 108 | | 60 66 | 90 | mW mW |
| Isc | Output short circuit current | | | 25 | | - | 25 | | mA |
| Rout | Output resistance | | | 100 | | | 100 | | Ω |

NOTE


Temperature Range SE Types -55° C \leq T_A \leq 125° C NE Types 0° C \leq T_A \leq 70° C

Signetics


AC ELECTRICAL CHARACTERISTICS TA = 25°C unless otherwise specified.

| PARAMETER | TEST CONDITIONS | SE538/SE5538 | | | SE538/NE5538 | | | UNIT |
|---|---|--------------|------|-----|--------------|------|----------|------|
| PANAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | ONT |
| Gain bandwidth product (Gain +5, -4 minimum) | | | 6 | | | 6 | | MHz |
| Transient response Small signal rise time | | | 0.25 | | | 0.25 | | μS |
| Small signal overshoot | | | 6 | | | 6 | ļ | % |
| Settling time | To 0.1% | 1 | 1.2 | | | 1.2 | <u> </u> | μS |
| Slew rate | Minimum gain = 5 Noninverting R _L ≥ 2kΩ | 40 | 60 | | | 60 | | V/μs |


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TEST LOAD CIRCUITS



TEST LOAD CIRCUITS (Cont'd)



DESCRIPTION

The 5512 series of high performance operational amplifier provides very good input characteristics. These amplifiers feature low input bias and voltage characteristics such as a 108 op amp with improved CMRR and a high differential input voltage limit achieved through the use of a bias cancellation and PNP input circuits with collector to emitter clamping. The output characteristics are like those of a 741 op amp with improved slew rate and drive capability yet have low supply quiescent current.


APPLICATIONS

- AC amplifiers
- RC active filters
- · Transducer ampliflers
- DC gain block
- · Battery operation
- · Instrumentation amplifiers

FEATURES

- Low input bias < ±3nA
- Low input offset current < ±3nA
- Low input offset voltage < 1mV
- Low V_{OS} temperature drift 4μV/°C
- Low input bias temperature drift 30pA/°C
- Low input voltage noise 25nV / √Hz
- Low supply current 1.5mA/amp
- High slew rate 1.0V/μs
- High CMRR 100dB
- HIGH CMINN 1000B
- High input Impedance 100M Ω
- High PSRR 110dB
- High differential input voltage limit
- No cross-over distortion
- Indefinite output short circuit protection
- · Internally compensated for unity gain


PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

| Parameter | | Rating | Unit | |
|--------------------|-----------------------------|-------------|------|--|
| VCC Supply Voltage | | ± 16 | V | |
| ٧D | Power dissipation | 500 | mW | |
| TA | Operating temperature range | 1 | | |
| ., | NE5512 | 0 to 70 | ۰c | |
| | SE5512 | -55 to +125 | ۰c | |
| TSTG | Storage temperature range | -65 to +150 | °C | |
| TSOLD | Lead temperature soldering | 300 | ۰c | |

EQUIVALENT SCHEMATIC



ELECTRICAL PERFORMANCE CHARACTERISTICS $V_{CC} = \pm 15V$, F.R. = -55° C to $+125^{\circ}$ C (SE), 0° C to $+70^{\circ}$ C (NE)

| | | | SE5512 | | | NE5512 | | | |
|-----------------|---|---|----------------|------------------|----------|----------------|------------------|----------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| vos | Input offset voltage | R _S = 100Ω T _A = +25°C T _A = F.R. | | 0.7 | 2 | | 1 1.5 | 5 6 | mV |
| los | Input offset current | $R_S = 100k\Omega$ $T_A = +25^{\circ}C$ $T_A = F.R.$ | | 3 4 | 10 20 | | 6 8 | 20 30 | nA |
| lB | Input bias current | $R_S = 100k\Omega$ $T_A = +25$ °C $T_A = F.R.$ | | 3 4 | 10 20 | | 6 8 | 20 30 | nA |
| RIN | Input resistance Differential | T _A = 25°C | | 100 | | | 100 | | МΩ |
| V _{СМ} | input common mode range | T _A = 25°C T _A = F.R. | ± 13.5 ± 13 | ± 13.7 ± 13.2 | | ± 13.5 ± 13 | ± 13.7 ± 13.2 | | ٧ |
| CMRR | Input common-mode rejection ratio | $V_{CC} = \pm 15V$ $V_{IN} = \pm 13.5V (RM)$ $T_A = 25^{\circ}C$ $V_{IN} = \pm 13V (F.R.)$ $T_A = F.R.$ | 70 | 100 | | 70 | 100 | | dB |
| AVOL GAIN | Large-signal voltage gain | $R_L = 2k\Omega \qquad T_A = 25^{\circ}C$ $V_O = \pm 10V \qquad T_A = F.R.$ | 50 25 | 200 | | 50 25 | 200 | | V/m |
| S.R. | Slew rate | T _A = 25°C | 0.6 | 1 | | | 1 | | V/μ: |
| GBW | Small-signal unity gain bandwidth | T _A = 25°C | | 3 | | | 3 | | МН |
| θ_{M} | Phase margin | T _A = 25°C | | 45 | | | 45 | | Degre |
| Vout | Output voltage swing | $R_L = 2k\Omega$ $T_A = 25^{\circ}C$ $T_A = F.R.$ | ± 13 ± 12.5 | ± 13.5 ± 13 | | ± 13 ± 12.5 | ± 13.5 ± 13 | | v |
| Vout | Output voltage swing | $R_L = 600\Omega^*$ $T_A = 25^{\circ}C$ $T_A = F.R.$ | ± 10 ±8 | ±11.5 ±9 | | ± 10 ±8 | ± 11.5 ±9 | | v |
| Icc | Power supply current | R _L = Open T _A = 25°C T _A = F.R. | | 3.4 3.6 | 5 5.5 | | 3.4 3.6 | 5 5.5 | m.A |
| PSRR | Power supply rejection ratio | T _A = 25°C T _A = F.R. | 80 80 | 110 100 | | 80 80 | 110 100 | | dB |
| AA | Amplifier to amplifier coupling | f = 1kHz to 20kHz T _A = 25°C | | -120 | | | -120 | | dB |
| HD | Total harmonic distortion | f = 10kHz T _A = 25°C V _O = 7V _{RMS} | | 0.01 | | | 0.01 | | % |
| VINN | Input noise voltage | f = 1kHz T _A = 25°C | | 30 | | | 30 | | nV √H |
| INN | Input noise current | f = 1kHz T _A = 25°C | | .2 | | | .2 | | pA √H |

NOTE

For operation at elevated temperature, N peckage must be derated based on a thermal resistance of 120°/W junction to ambient. Thermal resistance of the FE package is 125°/W.

DUAL HIGH PERFORMANCE OPERATIONAL AMPLIFIER

NE/SE5512

BRIDGE TRANSDUCER AMPLIFIER

In applications involving strain gauges, accelerometers and thermal sensors a bridge transducer is often used. Frequently the sensor elements are high resistance units requiring equally high bridge resistance for good sensitivity. This type of circuit then demands an amplifier with high input impedance, low bias current and low drift. The circuit shown represents a possible solution to these general requirements (Figure 1).

For $V_S = 10$ volts, the common mode voltage is approximately +5 volts, well within the common mode limits of the NE5512.

The sensitivity of the input stage is approximately

to a change in transducer resistance ΔR . This gives a gain factor of $\simeq 50$ for V_S = 10V and R = 25k Ω . The second stage gain is X100 giving a total gain of $\simeq 5000$.

Noise is minimized by shielding the transducer leads and taking special care to determine a good signal ground. Common mode noise rejection is particularly important making matched differential impedance critical. The NE5512 typically provides 100dB of common mode rejection and will considerably reduce this undesirable effect.

The following are sensitivity figures for the transducer circuits.

| | ΔR | ΔE_{out} |
|-------|------------|------------------|
| leg 1 | 10Ω | -2.6V |
| | 5Ω | -1.3V |
| leg 2 | 10Ω | +2.4 |
| | 5Ω | +1.2 |


Temperature compensation of the bridge element is accomplished by using low drift metal film resistors and also by providing a complimentary non-active sensor element to thermally track the offset in the active element.


High frequency roll-off provides attenuation of unwanted noise above the pass band of the transducer. The shunt capacitors across both stage feedback resistors are for this purpose.

CURRENT TO VOLTAGE CONVERTER

Taking advantage of the very low bias current and offset of the NE5512 is demonstrated in its adaptation to a current to voltage converter as shown below (Figure 2).

The lower limit of measuring accuracy is determined by IB (inverting) which is typically 6nA. In order to attain a measurement accu-





racy of 1% the following inequality must hold,

Where IB = input bias current, ISmin = minimum measured current. For IB = 6nA and ISmin = 1μ A,

$$6nA < (.01) 1\mu A = 10nA$$

and the inequality hold.

DC offset and current noise gain is determined by

which ≈ 1 for Rs >> RF.

The measured results for this circuit appear below ($V_{CC} = \pm 15$ volts).


| OUTPUT VOLTAGE | | | | | | |
|----------------|--|--|--|--|--|--|
| 1.008 Volts | | | | | | |
| 5.00 Volts | | | | | | |
| 10.00 Volts | | | | | | |
| | | | | | | |

NE5512 OPERATIONAL DIFFERENTIATOR


By utilizing the very high input impedance characteristic of the NE5512, an excellent active differentiator can be realized. Using the circuit shown (Figure 3), good results were obtained as shown by the wave forms in figures 4, 5 and 6. One of the primary problems with such circuits is the tendency toward instability and distortion either due to loading caused by input bias currents or amplifier non-linearity. In addition, gain increases with frequency requiring low input noise in the amplifier.


The relative stability is shown by the output signal wave forms mentioned above. Adding R_1 provides added compensation in the form of a zero near the amplifier unity gain frequency. Frequency range is 100Hz to 10KHz.

In order to obtain good differentiation, the network time constant, RC, must be small relative to the period of the highest frequency present at the input. Since the differentiator will attenuate the signal by a factor of ω RC which may be 100:1 in the operating region, the second amplifier stage is used to compensate for this loss. Various circuits are easily interfaced with the differentiator block due to the inherently low output impedance of the NE5512.



DIFFERENTIATOR WAVEFORMS





DUAL HIGH PERFORMANCE OPERATIONAL AMPLIFIER

NE/SE5512

THE OPERATIONAL INTEGRATOR


The operational compliment of the active differentiator is the active integrator. The NE5512 is easily adapted to this function as shown in the circuit below (Figure 7). To obtain satisfactory integration the time constant must fulfill the following requirement:


Where T is the period of the input wave form. For the ideal integrator

$$e_{out} = \frac{1}{RC} \int e_{in} dt$$


The factor 1/RC represents an attenuation of the input signal. The low signal level is increased by using the second half of the NE5512 as a gain stage following the operational integration. The wave forms in Figures 8 and 9 show the input-output relationship for both a sine wave and a square wave function. A good integrator must exhibit a phase shift of ⋝89° for sine wave input over the active frequency range. For a square wave the resultant output must be a linear ramp. The circuit shown fulfills this requirement (see Figure 7). No external compensation is required since the amplifier is unity gain stable.

DIFFERENTIATOR WAVEFORMS





INTEGRATOR WAVEFORMS



DESCRIPTION

The NE/SE5514 family of Quad Operational Amplifiers sets new standards in Bipolar Quad Amplifier Performance. The amplifiers feature low input bias current and low offset voltages. Pin-out is identical to LM324/LM348 which facilitates direct product substitution for improved system performance. Output characteristics are similar to a μ A741 with improved slew and drive capability.

FEATURES

- Low input bias current: < ±3nA
- Low input offset current: < ±3nA
- Low input offset voltage: <1mV
- Low supply current: 1.5mA/Amp
- 1 V/μsec slew rate
- High input impedance: 100M Ω
- High common mode impedance: 10G Ω
- Internal compensation for unity gain

APPLICATIONS


- AC amplifiers
- RC active filters
- Transducer amplifiers
- DC gain block
- Instrumentation amplifier


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | | RATING | UNIT |
|-----------|-----------------------------|-------------|------|
| VCC | Supply voltage | ± 16 | v |
| VDIFF | Differential input voltage | 32 | V |
| VIN | Input voltage | 0 to 32 | ٧ |
| | Output short to ground | Continuous | |
| TS | Storage temperature range | -65 to +150 | °C |
| TSOLD | Lead soldering temperature | 300 | °C |
| TA | Operating temperature range | | |
| | NE5514 | 0 to 70 | °C |
| | SE5514 | -55 to +125 | °C |

EQUIVALENT SCHEMATIC

PIN CONFIGURATION





QUAD HIGH PERFORMANCE OP AMP

ELECTRICAL CHARACTERISTICS V_{CC}= ± 15V, F.R. = -55°C to +126°C (SE) 0°C to 70°C (NE)

| | | TEST CONDITIONS | SE5514 | | | NE5514 | | | |
|-----------------|--------------------------------------|--|------------------|------------------|----------|----------------|------------------|----------|------|
| PARAMETER | Min | | Тур | Max | Min | Тур | Max | UNIT | |
| vos | Input offset voltage | $R_S = 100\Omega, T_A = +25^{\circ}C,$ $T_A = F.R.$ | | 0.7 | 2 3 | | 1 1.5 | 5 6 | mV |
| los | Input offset current | $R_S = 100k\Omega, T_A = +25^{\circ}C,$ $T_A = F.R.$ | | 3 4 | 10 20 | | 6 8 | 20 30 | nA |
| l _B | Input bias current | $R_S = 100k\Omega, T_A = +25^{\circ}C,$ $T_A = F.R.$ | | 3 4 | 10 20 | | 6 8 | 20 30 | nA |
| RIN | Input resistance differential | T _A = 25°C | | 100 | | | 100 | | МΩ |
| V _{СМ} | Input common mode range | T _A = 25°C, T _A = F.R. | ± 13.5 ± 13.5 | ± 13.7 ± 13.2 | | ± 13.5 ± 13 | ± 13.7 ± 13.2 | | V |
| CMRR | input common-mode rejection ratio | $V_{CC} = \pm 15V$, $V_{IN} = \pm 13.5V$ (RM), $T_A = 25^{\circ}C$, $V_{IN} = \pm 13V$ (F.R.), $T_A = F.R$. | 70 | 100 | | 70 | 100 | 10 | dB |
| AVOL GAIN | Large-signal voltage gain | $R_L = 2k\Omega, T_A = 25^{\circ}C$ $V_C = \pm 10V, T_A = F.R.$ | 50 25 | 200 | | 50 25 | | | V/mV |
| S.R. | Slew rate | T _A = 25°C | 0.6 | 1 | | 0.6 | 1 | | V/μs |
| GBW | Small-signal unity gain bandwidth | T _A = 25°C | | 3 | | | 3 | | MHz |
| θ_{M} | Phase margin | T _A = 25°C | | 45 | | | 45 | | Degr |
| VOUT | Output voltage swing | $R_L = 2k\Omega$, $T_A = 25$ °C $T_A = F.R$. | ± 13 ± 12.5 | ± 13.5 ± 13 | | ± 13 ± 12.5 | ± 13.5 ± 13 | | . v |
| VOUT | Output voltage swing | $R_L = 600\Omega^*, T_A = 25^{\circ}C$ $T_A = F.R.$ | ±10 ±8 | ±11.5 ±9 | | ± 10 ±8 | ±11.5 ±9 | | v |
| ICC | Power supply current | R _L = Open, T _A = 25°C T _A = F.R. | | 6 7 | 10 12 | | 6 7 | 10 12 | mA |
| PSRR | Power supply rejection ratio | T _A = 25°C, T _A = F.R. | 80 80 | 110 100 | | 80 80 | 110 100 | | dB |
| AA | Amplifier to amplifier coupling | f = 1kHz to 20kHz, T _A = 25°C | | -120 | | | -120 | | dB |
| HD | Total harmonic distortion | f = 10kHz, T _A = 25°C VO = 7VRMS | | 0.01 | | | 0.01 | | % |
| VINN | Input-noise voltage | f = 1kHz, TA = 25°C | † — — | 30 | | | 30 | | nV√H |

NOTE

^{*}For operation at elevated temperature, N package must be derated based on a thermal resistance of 95°C/W junction to ambient.

FOUR QUADRANT PHOTO-CONDUCTIVE DETECTOR AMPLIFIER

When operating a photo diode in the photoconductive mode (reverse biased) very small currents in the micro ampere range must be sensed in the photo active operating region. Dark currents in the nano amperes are common. Generally, for this reason, J-FET input preamps are used to prevent interaction and accuracy degradation due to input bias currents.

The 5514 has sufficiently low input bias current (6na) to allow its use under these circuit constraints as shown in a possible design used to sense four quadrant motion of a light source. By proper summing of the signals from the X and Y axes, four quadrant output may be fed to an X-Y plotter, oscilloscope or computer for simulation. (See figure 1).


The wide input common mode voltage range of the device allows a + 10 volt supply to be used to drive the signal bridge giving high sensitivity and improved signal to noise. Obviously, input balancing is critical to achieving common mode signal rejection in addition to adequate shielding of the sensor leads. The sensor head itself must be shielded and the shield grounded to signal common to avoid unwanted noise pick up from power line and other local noise sources. Amplifier response may be shaped to aid in noise reduction by more complex filter configurations. If possible the 5514 should be located in close proximity to the sensor head.

System balance may be done under dark field conditions if adequate photo detector tracking results. However, for high accuracy systems a bipolar balance adjust added to the non-inverting output stage is more desirable. With this latter method the signal bridge is balanced for a null output under uniform light field conditions using the bridge balance pot as shown. D.C. offset is then adjusted using the balance pot on the output amplifier under dark field conditions.

MULTI-TONE BANDPASS FILTER FOR PLL TONE DECODER

In the design of a multiple tone signaling system, particularly where signals are transmitted over long lines, noise and adjacent channel interference may be a significant barrier to reliable communications.

By the use of narrow band active pre-filters to attain selectivity and gain, the effective



signal to noise ratio is greatly improved. The NE/SE5514 is easily adapted to such filter configurations due to its inherent stability. In addition its very high input impedance drastically reduces loading on the passive networks and allows for increased "Q" and large value resistors.

The circuit in Figure 2 demonstrates multiple feedback filters operating at four of the standard signaling frequencies. More channels may be added to increase the capacity of the system.

Test results obtained from this filter configuration were as follows:

| Wide band signal to noise | 63dB |
|---------------------------|------------|
| Gain (Mid band) | 30dB |
| Q (effective) | ≈ 30 |
| Output | OdBM |
| | (.775vrme) |

Note that the amplifiers are operated from a single \pm 12 volt supply and are biased to half V_{CC} by a simple resistive divider at point B which connects to all non-inverting inputs.

QUAD HIGH PERFORMANCE OF AMP


4-STATION 0-50° TEMPERATURE SENSOR

By using an NPN transistor as a temperature sensing element, the NE5514 forms the basis for a multi-station temperature sensor as shown in Figure 3. The principle used is fundamental to the current-voltage relationship of a forward biased junction. The current flow across the base-emitter junction is determined by absolute temperature in the following way:

Where I_E is the forward current and I_S is the saturation current inherent in the junction, I_E must be high enough such that the I_S variation with temperature is small relative to I_E (I_E >> I_S). I_S is typically .05 pA, therefore, setting I_E to 1 or 2 μA gives the desired condition.

Diode D_1 serves to substantially reduce error due to power supply variation by giving a fixed voltage reference. To calibrate the sensor adjust R_4 for "O" volts output from the NE5514 at 0°C. Adjust R_6 tracking resistor for a scale factor of 100 millivolts per °C output.


Only the transistor need be placed in the temperature controlled environment. Figure 4 shows the addition of an A/D converter and display to give a digital thermometer.




3

QUAD HIGH PERFORMANCE OP AMP

NE/SE5514





DESCRIPTION

The NE5517 contains two current controlled transconductance amplifiers, each with a differential input and push-pull output. The NE5517 offers significant design and performance advantages over similar devices for all types of programmable gain applications. Constant impedance buffers are provided which effectively eliminate changes in output offset voltage as the amplifier bias current is varied. Circuit performance is enhanced through the use of linearizing diodes at the inputs which enable a 10 dB signal to noise improvement referenced to .5 percent THD. The NE5517 is suited for a wide variety of industrial and consumer applications and is recommended as the preferred circuit in the Dolby* HX (Headroom Extension) system.

FEATURES

- Constant impedance buffers
- AVRF of buffer is constant with amplifier IBIAS change
- Pin compatible with LM13600
- Excellent matching between amplifiers
- Linearizing diodes
- · High output signal-to-noise ratio


APPLICATIONS

- Multiplexers
- Timers
- Electronic music synthesizers
- . Dolby' HX Systems
- · Current-controlled amplifiers, filters
- · Current-controlled oscillators, impedances

NOTE

*Dolby is a registered trademark of Dolby Laboratories Inc., San Francisco, Calif.


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|----------------------------|------|
| Supply Voltage ¹ | | |
| NE5517 | 36 V _{DC} or ± 18 | ٧ |
| NE5517A | 44 V _{DC} or ±22 | V |
| Power Dissipation ² T _A = 25°C | | |
| NE5517N, NE5517AN | 570 | mW |
| Differential Input Voltage | ±5 | ٧ |
| Diode Bias Current (ID) | 2 | mA |
| Amplifier Bias Current (IABC) | 2 | mA |
| Output Short Circuit Duration | Indefinite | |
| Buffer Output Current ³ | 20 | mA |
| Operating Temperature Range | Į į | |
| NE5517N, NE5517AN | 0°C to +70 | °C |
| DC Input Voltage | +VS to -VS | |
| Storage Temperature Range | -65°C to +150 | °C |
| Lead Temperature (Soldering, 10 Seconds) | 300 | °C |

CIRCUIT SCHEMATIC




OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

NE5517/5517A

PIN DESIGNATION

| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---------|--------------------------|------------------------|
| 1 | IABCa | Amplifier bias input A |
| 2 | Da | Diode bias A |
| 3 | +IN _a | Non-inverting input A |
| 4 | -INa | Inverting input A |
| 5 | Voa | Output A |
| 6 | V- | negative supply |
| 7 | INBuffer (a) | Buffer input A |
| 8 | Vo _{Buffer} (a) | Buffer output A |
| 9 | Vo _{Buffer} (b) | Buffer output B |
| 10 | INBuffer (b) | Buffer input B |
| 11 | V+ | Positive supply |
| 12 | V _{ob} | Output B |
| 13 | -IN _b | Inverting input B |
| 14 | +IN _b | Non-inverting input B |
| 15 | Db | Diode bias B |
| 16 | IABCb | Amplifier bias input B |

CONNECTION DIAGRAM



OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

NE5517/5517A

ELECTRICAL CHARACTERISTICS⁴

| | TEST CONDITIONS | NE5517 | | | NE5517A | | | |
|---|--|--------------|----------------|------------|-----------------|----------------|------------|--------------------------|
| PARAMETER | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Input offset voltage (VOS) | | | 0.4 | 5 | | 0.4 | 2 | mV |
| | Over temperature range | | | _ | | | 5 | mV |
| · | IABC 5µA | | 0.3 | 5 | | 0.3 | 2 | mV |
| VOS including diodes | Diode bias current (ID) = 500μA | | 0.5 | 5 | | 0.5 | 2 | mV |
| Input offset change | 5μA ≤ I _{ABC} ≤ 500μA | | 0.1 | | | 0.1 | 3 | mV |
| Input offset current | | | 0.1 | 0.6 | | 0.1 | 0.6 | μA |
| Input bias current | Over temperature range | | 0.4 1 | 5 8 | | 0.4 1 | 5 7 | μ Α μ Α |
| Forward Transconductance (gm) | Over temperature range | 6700 5400 | 9600 | 13000 | 7700 4000 | 9600 | 12000 | μmho μmho |
| gm tracking | | | 0.3 | | | 0.3 | | dB |
| Peak output current | RL = 0, $I_{ABC} = 5\mu A$ RL = 0, $I_{ABC} = 500\mu A$ RL = 0, | 350 300 | 5 500 | 650 | 3 350 300 | 5 500 | 650 | μΑ μΑ μΑ |
| Peak output voltage Positive Negative | RL = ∞ , 5μ A \leq I _{ABC} \leq 500 μ A RL = ∞ , 5μ A \leq I _{ABC} \leq 500 μ A | +12 -12 | +14.2 -14.4 | | +12 -12 | +14.2 -14.4 | | V |
| Supply current | I _{ABC} = 500μA, both channels | | 2.6 | | | 2.6 | | mA |
| V _{OS} sensitivity Positive Negative | Δ V _{OS} /Δ V+ Δ V _{OS} /Δ V- | | 20 20 | 150 150 | | 20 20 | 150 150 | μV/V μV/V |
| CMRR | | 80 | 110 | | 80 | 110 | | dB |
| Common mode range | | ± 12 | ± 13.5 | | ± 12 | ± 13.5 | | ٧ |
| Crosstalk | Referred to input ⁵ 20Hz < f < 20kHz | | 100 | | | 100 | | dB |
| Diff. input current | $I_{ABC} = 0$, input = $\pm 4V$ | | 0.02 | 100 | | 0.02 | 10 | nA |
| Leakage current | I _{ABC} = 0 (Refer to test circuit) | | 0.2 | 100 | | 0.2 | 5 | nA |
| Input resistance | | 10 | 26 | | 10 | 26 | | ΚΩ |
| Open loop bandwidth | | | 2 | | | 2 | | MHz |
| Slew rate | Unity gain compensated | | 50 | T | | 50 | | V/μSec |
| Buff. input current | 5 | 1 | 0.4 | 5 | | 0.4 | 5 | μΑ |
| Peak buffer output voltage | 5 | 10 | 1 | | 10 | | | V |
| Δ V _{BE} of buffer | 6 Refer to Buffer VBE test circuit | 1 | 0.5 | 5 | | 0.5 | 5 | mV |


NOTES

- 1. For selections to a supply voltage above $\pm 22V$, contact factory.
- 2. For operating at high temperatures, the device must be derated based on a 150°C maximum junction temperature and a thermal resistance of 175° C/W which applies for the device soldered in a printed circuit board, operating in still air.
- 3. Buffer output current should be limited so as to not exceed package dissipation.
- These specifications apply for Vg = ±16V, T_A = 25°C, amplifies blas current (J_BC) = 500µA, pins 2 and 15 open unless otherwise specified. The inputs to the buffers are
- grounded and outputs are open. 5. These specifications apply for $V_S = \pm 15V$, $I_{ABC} = 500\mu\text{A}$, $R_{OUT} = 5k\Omega$ connected from the buffer output to $-V_S$ and the input of the buffer is connected to the transconductance amplifier output.
- 6. V_S = \pm 15, R_OUT = 5 Ω connected from Buffer output to -V_S and 5 μ A \leq I_ABC \leq 500µA.

OPERATIONAL TRANSCONDUCTANCE AMPLIFIER


NE5517/5517A

TYPICAL PERFORMANCE CHARACTERISTICS





OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



-- 100






$R_L = 10 \text{ k}\Omega$ OUTPUT VOLTAGE RELATIVE TO 1 VOLT RMS (dB)

10uA IABC AMPLIFIER BIAS CURRENT (µA)


1µA

1μA

VOLTAGE VS AMPLIFIER BIAS CURRENT




UNITY GAIN FOLLOWER



OPERATIONAL TRANSCONDUCTANCE AMPLIFIER

NE5517/5517A

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



INTERNALLY COMPENSATED DUAL LOW NOISE OP AMP

NE/SE5532/5532A

DESCRIPTION


The 5532 is a dual high-performance low noise operational amplifier. Compared to most of the standard operational amplifiers, such as the 1458, it shows better noise performance, improved output drive capability and considerably higher small-signal and power bandwidths.

This makes the device especially suitable for application in high quality and professional audio equipment, instrumentation and control circuits, and telephone channel amplifiers. The op amp is internally compensated for gains equal to one. If very low noise is of prime importance, it is recommended that the 5532A version be used which has guaranteed noise specifications.

FEATURES

- Small-signal bandwidth: 10MHz
- Output drive capability: 600Ω, 10V
- Input noise voltage: 5nV √Hz
- DC voltage gain: 50000
- AC voltage gain: 2200 at 10kHz
- Power bandwidth: 140kHz
- Slew-rate: 9V/µs
- Large supply voltage range: ±3 to ± 20V

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-------|--------------------------------------|-------------|------|
| Vs | Supply voltage | ± 22 | V |
| VIN | Input voltage | ± V supply | V |
| VDIFF | Differential input voltage 1 | ±.5 | V |
| TA | Operating temperature range | 0 to 70 | °c ∣ |
| TSTG | Storage temperature | -65 to +150 | °C |
| TJ | Junction temperature | 150 | l °c |
| PD | Power dissipation | | |
| _ | 5532FE | 1000 | mW |
| | Lead temperature (soldering, 10 sec) | 300 | °C |
| | | | |

NOTES:

- 1. Diodes protect the inputs against over-voltage. Therefore, unless current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6V. Maximum current should be limited to ± 10mA.
- 2. Thermal resistance of the FE package is 125°C/W.

EQUIVALENT SCHEMATIC (EACH AMPLIFIER)



INTERNALLY COMPENSATED DUAL LOW NOISE OP AMP

NE/SE5532/5532A

DC ELECTRICAL CHARACTERISTICS TA = 25°C, VS = ± 15V unless otherwise specified. 1, 2

| | | | SE | SE5532/5532A | | | NE5532/5532A | | |
|---------------------------------|--|---|----------------------|-------------------|------------|----------------------|-------------------|-------------|------------------------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| vos | Offset voltage | Over temperature | | .5 | 2 3 | | .5 | 4 5 | mV mV |
| los | Offset current | Over temperature | | | 100 200 | | 10 | 150 200 | nA nA |
| 1 _B | Input current | Over temperature | | 200 | 400 700 | | 200 | 800 1000 | nA nA |
| Icc | Supply current | Over temperature | | | 13 | | 8 | 16 | mA mA |
| V _{CM} CMRR PSRR | Common mode input range Common mode rejection ratio Power supply rejection ratio | | ± 12 80 | ± 13 100 10 | 50 | ± 12 70 | ± 13 100 10 | 100 | V dB μV/V |
| AVOL | Large signal voltage gain | $R_L \ge 2k\Omega V_0 = \pm 10V$ Over temperature $R_L \ge 600\Omega$, $V_0 = \pm 10V$ Over temperature | 50 25 40 20 | | | 25 15 15 10 | 100 50 | | V/mV V/mV V/mV V/mV |
| VOUT | Output swing | $\begin{array}{c} R_L \geq 600\Omega \\ R_L \geq 600\Omega, V_S = \pm 18V \\ R_L \geq 2k\Omega \end{array}$ | ± 12 | ± 13 | | ± 12 ± 15 | ± 13 ± 16 | | V V |
| R _{IN} | Input resistance | | 30 | 300 | | 30 | 300 | | kΩ |
| Isc | Output short circuit current | | | 38 | | | 38 | | mA |

NOTES

AC ELECTRICAL CHARACTERISTICS T_A = 25°C, V_S = \pm 15V unless otherwise specified.


| | PARAMETER | TEST CONDITIONS | NE/S | UNIT | | |
|------|------------------------|--|------|------------|-----|------------|
| | TOTAL TEN | 1231 CONDITIONS | Min | Тур | Max | UNIT |
| ROUT | Output resistance | Ay = 30dB Closed loop $f = 10kHz$, $R_L = 600\Omega$ | | 0.3 | | Ω |
| | Overshoot | Voltage follower $V_{IN} = 100 \text{mV p-p}$ $C_L = 100 \text{pF}$ $R_L = 600 \Omega$ | - | 10 | | % |
| | Gain | f = 10kHz | | 2.2 | | V/m\ |
| | Gain bandwidth product | $C_{L} = 100 pF R_{L} = 600 \Omega$ | | 10 | | MHz |
| | Slew rate | | | 9 | | V / μs |
| · | Power bandwidth | $V_{OUT} = \pm 10V$ $V_{OUT} = \pm 14V, R_{L} = 600\Omega,$ $V_{CC} = \pm 18V$ | | 140 100 | | kHz kHz |

ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_S = \pm 15$ V unless otherwise specified.

| | TEST CONDITIONS | NE/SE5532 | | | NE/SE5532A | | | |
|---------------------|--|-----------|------------|-----|------------|------------|---------|--------------------|
| PARAMETER | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Input noise voltage | f _O = 30Hz f _O = 1kHz | | 8 5 | | | 8 5 | 12 6 | nV /√Hz nV /√Hz |
| Input noise current | f _O = 30Hz f _O = 1kHz | | 2.7 0.7 | | | 2.7 0.7 | | pA/√Hz pA/√Hz |
| Channel separation | $f = 1kHz, RS = 5k\Omega$ | | 110 | | | 110 | - | dB |

^{1.} For NE5532, NE5532A, T_{Min} = 0°C, T_{Max} = 70°C. 2. For SE5532/5532A, T_{Min} = -55°C, T_{Max} = +125°C.


TYPICAL PERFORMANCE CHARACTERISTICS



INTERNALLY COMPENSATED DUAL LOW NOISE OP AMP

NE/SE5532/5532A

TEST CIRCUITS



INTERNALLY COMPENSATED DUAL LOW NOISE OP AMP

APPLICATIONS

The Signetics 5532 High Performance Op Amp is an ideal amplifier for use in high quality and professional audio equipment which requires low noise and low distortion.

The circuit included in this application note has been assembled on a P.C. board, and tested with actual audio input devices


(Tuner and Turntable). It consists of an RIAA pre-amp, input buffer, 5-band equalizer, and mixer. Although the circuit design is not new, its performance using the 5532 has been improved.

The RIAA pre-amp section is a standard compensation configuration with low frequency boost provided by the Magnetic car-

tridge and the RC network in the op amp feedback loop. Cartridge loading is accomplished via R1. 47k was chosen as a typical value, and may differ from cartridge to cartridge.

The Equalizer section consists of an input buffer, 5 active variable band pass/notch (depending on R9's setting) filters, and an





| COMPONENT VALUE TAB | IFS |
|---------------------|-----|

| | 8 = 25k | | | R8 = 50k | | R8 = 100k | | |
|----------|----------|---------|----------|----------|---------|-----------|--------------|---------|
| R7 = 2.4 | k R9 = 2 | 240k | R7 = 5. | 1k R9 = | 510k | R7 = 10 | 0k R9= | 1meg |
| fo | C5 | C6 | fo | C5 | C6 | fo | C5 | C6 |
| 23 Hz | 1μF | .1μF | 25 Hz | .47μF | .047μF | 12 Hz | .47μF | .047μF |
| 50 Hz | .47μF | .047µF | 36 Hz | .33µF | .033µF | 18 Hz | .33µF | .033μF |
| 72 Hz | .33µF | .033µF | 54 Hz | .22µF | .022µF | 27 Hz | .22µF | .022µF |
| 108 Hz | .22µF | .022μF | 79 Hz | .15μF | .015μF | 39 Hz | .15μF | .015μF |
| 158 Hz | .15μF | .015μF | 119 Hz | .1μF | .01μF | 59 Hz | .1μ F | .01μF |
| 238 Hz | .1μF | .01μF | 145 Hz | .082µF | .0082µF | 72 Hz | .082μF | .0082µF |
| 290 Hz | .082µF | .0082µF | 175 Hz | .068µF | .0068µF | 87 Hz | .068μF | .0068µF |
| 350 Hz | .068µF | .0068µF | 212 Hz | .056μF | .0056µF | 106 Hz | .056µF | .0056µF |
| 425 Hz | .056µF | .0056μF | 253 Hz | .047µF | .0047µF | 126 Hz | .047µF | .0047µF |
| 506 Hz | .047µF | .0047µF | 360 Hz | .033µF | .0033µF | 180 Hz | .033µF | .0033µF |
| 721 Hz | .033µF | .0033µF | 541 Hz | .022µF | .0022µF | 270 Hz | .022µF | .0022µF |
| 1082 Hz | .022µF | .0022µF | 794 Hz | .015μF | .0015μF | 397 Hz | .015μF | .0015μF |
| 1588 Hz | .015μF | .0015μF | 1191 Hz | .01μF | .001μF | 595 Hz | .01μF | .001µF |
| 2382 Hz | .01μF | .001μF | 1452 Hz | .0082µF | 820pF | 726 Hz | .0082µF | 820pF |
| 2904 Hz | .0082µF | 820pF | 1751 Hz | .0068µF | 680pF | 875 Hz | .0068µF | 680pF |
| 3502 Hz | .0068µF | 680pF | 2126 Hz | .0056µF | 560pF | 1063 Hz | .0056µF | 560pF |
| 4253 Hz | .0056µF | 560pF | 2534 Hz | .0047µF | 470pF | 1267 Hz | .0047µF | 470pF |
| 5068 Hz | .0047µF | 470pF | 3609 Hz | .0033µF | 330pF | 1804 Hz | .0033µF | 330pF |
| 7218 Hz | .0033µF | 330pF | 5413 Hz | .0022µF | 220pF | 2706 Hz | .0022µF | 220pF |
| 10827 Hz | .0022µF | 220pF | 7940 Hz | .0015µF | 150pF | 3970 Hz | .0015μF | 150pF |
| 15880 Hz | .0015μF | 150pF | 11910 Hz | .001µF | 100pF | 5955 Hz | .001μF | 100pF |
| 23820 Hz | .001μF | 100pF | 14524 Hz | 820pF | 82pF | 7262 Hz | 820pF | 82pF |
| | | • | 17514 Hz | 680pF | 68pF | 8757 Hz | 680pF | 68pF |
| | | | 21267 Hz | 560pF | 56pF | 10633 Hz | 560pF | 56pF |
| | | | | | | 12670 Hz | 470pF | 47pF |
| | | | Į. | | | 18045 Hz | 330pF | 33pF |

COMPONENT VALUES

| R1 | 1 meg | C1 | .22µF |
|-----|-----------------|----|--------------------|
| R2 | 100k | C2 | 750pF |
| R3 | 1meg | C3 | .0033#F |
| R4 | 1.1k | C4 | 33µF |
| R5 | 100k | C5 | SEE TAB |
| R6 | 100k | C6 | SEE TAB |
| R7 | SEE TABLE | C7 | 2.2 ₄ F |
| R8 | (pot) SEE TABLE | | |
| R9 | SEE TABLE | | |
| R10 | 100k | | |
| R11 | 100k | | |
| R12 | 20k (5 STAGES) | | |
| | | | |

Figure 1

NE/SE5532/5532A


output summing amplifier. The input buffer is a standard unity gain design providing impedance matching between the pre amplifiers and the equalizer section. Because the 5532 is internally compensated, no external compensation is required. The 5-band active filter section is actually 5 individual active filters with the same feedback design for all 5. The main difference in all five stages is the values of C5 and C6 which are responsible for setting the center frequency of each stage. Linear pots are recommended for R9. To simplify use of this circuit, a component value table is provided, which lists center frequencies and their associated capacitor values. Notice that C5

equals (10) C6, and that the Value of R8 and R10 are related to R9 by a factor of 10 as well. The values listed in the table are common and easily found standard values.

The final stage is the summing amplifier/buffer stage, to sum the individual filters (Figure 2). Note the original signal is subtracted from the sum by a factor dependant on the number of filter stages. This subtraction is necessary to maintain a unity gain configuration at the output with all pots set to the flat position. If R13 were omitted the output with 1 volt at each stage would equal 5 volts (in this case) instead of the desired 1 volt. Fulf boost and cut using the table val-

ues is about \pm 15dB. Although 5 bands were chosen for this application, the user may have as many bands as are required. Please note that the subtracting resistor R13, must be adjusted to meet the unity requirement using R13 = $\frac{100K}{\# \ of \ stages}$ i.e. 5 stages = 20k.

The remainder of the circuit employs the Philips TCA 730H volume, balance, and loudness-control circuit and the Signetics NE540 power driver circuit, which as shown will net about 35 watts per channel RMS. The NE540 can be found in the Signetics Analog Data Manual, and Applications Manual. Information on the TCA730A may be obtained from Signetics Analog Division.



NE5533/5533A/NE/SE5534/5534A

DESCRIPTION


The 5533/5534 are dual and single highperformance low noise operational amplifiers. Compared to other operational amplifiers, such as TL083, they show better noise performance, improved output drive capability and considerably higher small-signal and power bandwidths.

This makes the devices especially suitable for application in high quality and professional audio equipment, in instrumentation and control circuits and telephone channel amplifiers. The op amps are internally compensated for gain equal to, or higher than, three. The frequency response can be optimized with an external compensation capacitor for various applications (unity gain amplifier, capacitive load, slew-rate, low overshoot, etc.) If very low noise is of prime importance, it is recommended that the 5533A/5534A version be used which has guaranteed noise specifications.


FEATURES

- · Small-signal bandwidth: 10MHz
- Output drive capability: 600Ω, 10V (rms) at $V_s = \pm 18V$
- Input noise voltage: 4nV/√Hz
- DC voltage gain: 100000
- AC voltage gain: 6000 at 10kHz
- Power bandwidth: 200kHz
- Siew-rate: 13V/µs
- Large supply voltage range: ±3 to ±20V

PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC



SINGLE AND DUAL LOW NOISE OF AMP

NE5533/5533A/NE/SE5534/5534A

ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|--------------------------|---|-------------------------|-------------|
| Vs Vin Vdiff Ta | Supply voltage Input voltage Differential input voltage 1 Operating temperature range | ±22 ±V supply ±.5 | V V V |
| T | SE 5534/5534A NE5533/5533A/5534/5534A | -55 to +125 0 to +70 | °C |
| Tstg TJ Pb | Storage temperature Junction temperature Power dissipation at 25°C ² | -65 to +150 150 | °C |
| | 5533N, 5534N, 5534FE 5533F | 800 1000 | mW mW |
| | Output short circuit duration ³ Lead temperature (soldering 10 sec) | indefinite 300 | °C |

NOTES

- 1. Diodes protect the inputs against over-voltage. Therefore, unless current-limiting resistors are used, large currents will flow if the differential input voltage exceeds 0.6V. Maximum current should be limited to ±10mA.
- 2. For operation at elevated temperature, derate packages based on the following junction-to-ambient thermal resistances:

8-pin ceramic (FE) 140°C/W

14-pin ceramic (F) 110° C/W 8-pin plastic (N) 162° C/W

14-pin plastic (N) 150°C/W

3. Output may be shorted to ground at $V_S=\pm15V$, $T_A=25^{\circ}C$. Temperature and/or supply voltages must be limited to ensure dissipation rating is not exceeded.

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.1,2

| | PARAMETER | TEST CONDITIONS | SES | SE5534/5534A | | | NE5533/5533A 5534/5534A | | |
|---------------------------------|--|--|------------|------------------|-------------|------------|----------------------------|--------------|-----------------|
| | | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | Over temperature | | .5 | 2 3 | | .5 | 4 5 | mV mV |
| los | Offset current | Over temperature | | 10 | 200 500 | | 20 | 300 400 | nA nA |
| l _B | Input current | Over temperature | | 400 | 800 1500 | | 500 | 1500 2000 | nА пА |
| lcc | Supply current Per op amp | Over temperature | | 4 | 6.5 9 | | 4 | 8 | mA mA |
| V _{CM} CMRR PSRR | Common mode input range Common mode rejection ratio Power supply rejection ratio | | ±12 80 | ±13 100 10 | 50 | ±12 70 | ±13 100 10 | 100 | V dB μV/V |
| Avol | Large signal voltage gain | $R_L \ge 600\Omega$, $V_O = \pm 10V$ Over temperature | 50 25 | 100 | | 25 15 | 100 | | V/mV V/mV |
| V _{OUT} | Output swing | $\begin{aligned} R_L &\geq 600\Omega \\ R_L &\geq 600\Omega \ V_S = \pm 18V \end{aligned}$ | ±12 ±15 | ±13 ±16 | | ±12 ±15 | ±13 ±16 | | V |
| R _{IN} Isc | Input resistance Output short circuit current | | 50 | 100 38 | | 30 | 100 38 | | kΩ mA |

NOTES

- 1. For NE5533/5533A/5534/5634A, T_{MIN} = 0°C, T_{MAX} = 70°C 2. For SE5534/5534A, T_{MIN} = -55°C, T_{MAX} = +125°C

SINGLE AND DUAL LOW NOISE OP AMP

NE5533/5533A/NE/SE5534/5534A

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.


| | PARAMETER | TEST CONDITIONS | SE5534/5534A | | | NE5533/5533A 5534/5534A | | | UNIT |
|----------|------------------------|--|--------------|-----------------|-----|----------------------------|-----------------|-----|-------------------|
| | | | | Тур | Max | Min | Тур | Max | l |
| Rout | Output resistance | $A_V=30 dB$ closed loop f = $10 kHz$, $R_L=600\Omega$, $C_C=22 pF$ | | 0.3 | | | 0.3 | | Ω |
| Transier | it response | Voltage follower, V _{IN} = 50mV R _L = 600Ω, C _C = 22pF, C _L = 100pF | | | | | | | |
| TR | Rise time Overshoot | | | 20 20 | | | 20 20 | | ns % |
| Transien | t response | $V_{IN} = 50 \text{mv}, R_L = 600 \Omega$ $C_C = 47 \text{pF}, C_L = 500 \text{pF}$ | | | | | | | |
| TR | Rise time Overshoot | | | 50 35 | | | 50 35 | | ns % |
| AC | Gain | $f = 10kHz, C_C = 0$ $f = 10kHz, C_C = 22pF$ | | 6 2.2 | | | 6 2.2 | | V/mV V/mV |
| | Gain bandwidth product | C _C = 22pF, C _L = 100pF | | 10 | | | 10 | | mHz |
| | Slew rate | C _C = 0 C _C = 22pF | | 13 6 | | | 13 6 | | V/μS V/μS |
| | Power bandwidth | V _{OUT} = ±10V, C _C = 0 V _{OUT} = ±10V, C _C = 22pF V _{OUT} = ±14V, R _L = 600Ω C _C = 22pF, V _{CC} = ±18V | | 200 95 70 | | | 200 95 70 | | kHz kHz kHz |

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.


| | | 5533/5534 | | | 5533A/5534A | | | |
|------------------------|--|-----------|------------|--|-------------|------------|----------|------------------|
| PARAMETER | TEST CONDITIONS | | Min Typ | | Min | Тур | Max | UNIT |
| Input noise voltage | $f_0 = 30Hz$ $f_0 = 1kHz$ | | 7 4 | | | 5.5 3.5 | 7 4.5 | nV/√Hz nV/√Hz |
| Input noise current | f _O = 30Hz f _O = 1kHz | | 2.5 0.6 | | | 1.5 0.4 | | pA/√Hz pA/√Hz |
| Broadband noise figure | $f = 10Hz - 20kHz$, $R_S = 5k\Omega$ | | | | | 0.9 | | dB |
| Channel separation | $f = 1kHz, R_S = 5k\Omega$ | | 110 | | | 110 | | dB |

NE5533/5533A/NE/SE5534/5534A


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TEST LOAD CIRCUITS



TYPICAL PERFORMANCE CHARACTERISTICS



ULTRA HIGH FREQUENCY OPERATIONAL AMPLIFIER

DESCRIPTION

The Signetics NE5539 is a very wide bandwidth, high slew rate, monolithic operational amplifier for use in video amplifiers, RF amplifiers, and extremely high slew rate amplifiers.

Emitter follower inputs provide a true differential high input impedance device. Proper external compensation will allow design operation over a wide range of closed loop gains, both inverting and non-inverting, to meet specific design requirements.

FEATURES

- Gain bandwidth product: 1.2GHz
- Slew rate: 600V/µsec
- Full power response: 48MHz
- Avol: 50dB


APPLICATIONS

- Fast pulse amplifiers
- RF oscillators
- · Fast sample and hold
- High gain video amplifiers (BW > 20MHz)


ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|------|-----------------------------|-------------|------|
| Vcc | Supply voltage | ± 12 | ٧ |
| PD | Internal power dissipation | 550 | mW |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TJ | Max junction temperature | 150 | °C |
| TA | Operating temperature range | | |
| | NE | 0 to 70 | . °C |
| | SE | -55 to +125 | °C |
| | Lead temperature | 300 | °C |

PIN CONFIGURATION



EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 8V$, $T_A = 25^{\circ}C$ unless otherwise specified

| | 0.0 | | | SE5539 | | | NE5539 | | | | |
|---------------------------|------------------------------|-------------------------------------|---------------------------------------|-----------------------|------|------|--------|------|------|------|----------------|
| _ | PARAMETER | TEST | CONDITIONS | | Min | Тур | Max | Min | Тур | Max | UNIT |
| vos | Input offset voltage | V ₀ = 0V, R _S | = 100Ω | Over temp | | 2 | 5 | | | | mV |
| | | } | | T _A = 25°C | | 2 | 3 | | 2.5 | 5 | l ''' ' |
| los | Input offset current | | | Over temp | | .1 | 3 | | | | μА |
| -00 | | | | T _A = 25°C | | .1 | 1 | | | 2 | μ^ |
| l _B | Input bias current | | · · · · · · · · · · · · · · · · · · · | Over temp | | 6 | 25 | | | | μА |
| | | | | T _A = 25°C | | 5 | 13 | | 5 | 20 | "^ |
| CMRR | Common mode rejection ratio | F = 1 kHz, RS | = 100Ω, V _{CN} | 1 = 1.7V | 70 | 80 | | 70 | 85 | | dB |
| RIN | Input impedance | | | | 100 | | | 100 | | kΩ | |
| ROUT | Output impedance | | | | | 10 | | | 10 | | Ω |
| VOUT Output voltage swing | $R_1 = 150\Omega t$ | o GND | +Swing | | | | +2.3 | +2.7 | | v | |
| | | and 470Ω to | -vcc | -Swing | | | | 1.7 | -2.2 | | • |
| | | | Over temp | +Swing | +2.3 | +3.0 | | | | | v |
| Vou | Output voltage swing | | Over temp | -Swing | -1.5 | -2.1 | | | | | |
| 1001 | · · · · · • | T _A = 25°C | +Swing | +2.5 | +3.1 | | | | | | |
| | · | 1A - 25 C | | -Swing | -2.0 | -2.7 | | | | ٠ | \ \ |
| lcc+ | Positive supply current | V _O = 0, R ₁ | = ∞ | Over temp | | 14 | 18 | | | | mA |
| | | | | T _A = 25°C | | 14 | 17 | | 14 | 18 |], |
| Icc- | Negative supply current | V _O = 0, R ₁ | = ∞ | Over temp | | 11 | 15 | | | | mA |
| | | | | T _A = 25°C | | 11 | 14 | | 11 | 15 | 1 '''' |
| PSRR | Power supply rejection ratio | $\Delta V_{CC} = \pm$ | + 1V | Over temp | | 300 | 1000 | | | | μV / \ |
| | | | | T _A = 25°C | | | | | 200 | 1000 | 1 |
| Avol | Large signal voltage gain | $V_0 = 4$ $R_L = 150\Omega$ to | F2.3V, −1.7V GND, 470Ω to | -v _{CC} | | | | 47 | 52 | 57 | dB |
| Avoi | -Large signal voltage gain | $V_0 = +2.3V_1$ | -1.7V | Over temp | | | | | | | dB |
| | | R _L = 2K to | GND | T _A = 25°C | | | | 47 | 52 | 57 | ub |
| Avoi | Large signal voltage gain | $V_0 = +2.5V, -2.0V$ | | Over temp | 46 | | 60 | | | | dB |
| VOL. | | $R_L = 2\Omega$ to | GND | TA = 25°C | 48 | 53 | 58 | | | | ab |

NOTE

AC ELECTRICAL CHARACTERISTICS V_{CC} = $\pm 8V$, R_L = 150 Ω to GND & 390 Ω to $-V_{CC}$ unless otherwise specified

| | | | SE5539 |) | NE5539 | | | | |
|------------------------|---|-------------|--------|-----|--------|---------|----------|--------|--|
| PARAMETER | TEST CONDITIONS | Min Typ Max | | Max | Min | тур Мах | | UNIT | |
| Gain bandwidth product | A _{CL} = 7 V _O = 0.1 Vp-p | | 1200 | | | | | MHz | |
| Small signal bandwidth | A _{CL} = 2 R _L = 150Ω | | 110 | | | | | MHz | |
| Settling time | A _{CL} = 2 R _L = 150Ω | | 15 | | | | | nSec | |
| Slew rate | A _{CL} = 2 R _L = 150Ω | | 600 | | | 330 | | V/µSec | |
| Propagation delay | $A_{CL} = 2 R_{L} = 150\Omega$ | | 7 | | | 10 | | nSec | |
| Full power response | A _{CL} = 2 R _L = 150Ω | | 48 | - | | 20 | | MHz | |
| Full power response | $A_V = 7$, $R_L = 150\Omega$ | | 20 | | | | <u> </u> | MHz | |
| Wide band noise (RMS) | $B_W = 5MHz, R_S = 50\Omega$ | | 5 | | | | | μV | |

Differential input voltage should not exceed 0.25 volts to prevent excessive input bias current and common mode voltage 2.5 volts. These voltage limits may be exceeded if current limit is 10mA.

ULTRA HIGH FREQUENCY OPERATIONAL AMPLIFIER

NE/SE5539

DC ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 6V$, $T_A = 25$ °C unless otherwise specified

| | | | | | | SE5539 | | 44507 | |
|-------------------|---------------------------------------|--------------------------------------|-----------------------|------------------------|-------|--------|------|--------|--|
| Ì | PARAMETERS | TEST | CONDITIONS | | Min | Тур | Max | UNIT | |
| | | | | Over temp | | 2 | 5 | mV | |
| Vos | Input offset voltage | | | T _A = 25°C | | 2 | 3 | 1110 | |
| | 1 | | Over tem | | | .1 | 3 | μА | |
| los | Input offset current | | | T _A = 25 °C | | .1 | 1 | μΛ | |
| | | | | Over temp | | 5 | 20 | μΑ | |
| l _B | Input bias current | | | | | 4 | 10 | μΑ | |
| CMRR | Common mode rejection ratio | $V_{CM} = \pm 1.3V, R_S = 100\Omega$ | | 2 | 70 | 85 | | dB | |
| | | Over temp | | | 11 | 14 | mA | | |
| lcc+ | Positive supply current | | | T _A = 25°C | | 11 | 13 | | |
| | | | | Over temp | | 8 - | 11 | mA | |
| I _{cc} – | Negative supply current | | | T _A = 25 °C | | 8 | 10 |] "''A | |
| | | | 414 | Over temp | | 300 | 1000 | MM | |
| PSRR | Power supply rejection ratio | $\Delta V_{CC} = \pm$ | 1 🗸 | T _A = 25°C | | | | μV/V | |
| | | | | + Swing | + 1.4 | + 2.0 | | | |
| l ,, | • | $R_1 = 150\Omega$ to GND | Over temp | - Swing | - 1.1 | - 1.7 |] | V | |
| V _{OUT} | V _{OUT} Output voltage swing | and 390Ω to -V _{CC} | 7 0500 | + Swing | + 1.5 | + 2.0 | | | |
| | | | T _A = 25°C | - Swing | - 1.4 | - 1.8 | | | |

AC ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 8V$, $R_1 = 150\Omega$ to GND and 390Ω to $-V_{CC}$ unless otherwise specified

| | | | SE5539 | | UNIT | |
|------------------------|---------------------|-----|--------|-----|------|--|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNII | |
| Gain bandwidth product | A _{CL} = 7 | | 700 | | MHz | |
| Small signal bandwidth | A _{CL} = 2 | | 120 | | MHz | |
| Settling time | A _{CL} = 2 | | 23 | | ns | |
| Slew rate | A _{CL} = 2 | | 330 | | V/μs | |
| Propagation delay | A _{CL} = 2 | | 4.5 | | ns | |
| Full power response | A _{CL} = 2 | | 20 | | MHz | |

NE5539 COLOR VIDEO AMPLIFIER

The NE5539 wide band operational amplifier is easily adapted for use as a color video amplifier. A typical circuit is shown (figure 1) along with the Vectorscope photograph showing the amplifier response to a standard NTSC color signal. (Note that the input reference vectors are displayed simultaneously with the output.) The polar representation indicates amplifier differential

phase error overall to be less than 2°. Gain also remains linear or constant with the varying input amplitudes.

The amplifier circuit was optimized for a 75Ω input and output termination impedance with a gain of 10 (20dB).


A second series of test waveforms show the amplifier's response to a 3.58MHz burst signal (figures 2 and 3).

Finally, the amplifier response is shown as a function of time for the NTSC signal with no perceptible droop or overshoot in response to step functions (see figure 4). Note that no external compensation was required since the gain was greater than 7 (17dB).

VCC is ±8 volts for all cases shown.


ULTRA HIGH FREQUENCY OPERATIONAL AMPLIFIER

NE/SE5539





28dB NON-INVERTING AMP SAMPLE P.C. LAYOUT




 $\begin{array}{l} {\rm R_{\,1}=75\Omega~5\%~CARBON} \\ {\rm R_{\,2}=75\Omega~5\%~CARBON} \\ {\rm R_{\,3}=75\Omega~5\%~CARBON} \\ {\rm R_{\,4}=36K~5\%~CARBON} \end{array}$


 $R_5 \approx 20K$ TRIMPOT (CERMET) $R_F \approx 1.5K$ (28dB GAIN) $R_6 \approx 470 \Omega$ 5% CARBON

RFC 3T # 26 BUSSWIRE ON FERROXCUBE VK 200 09/3B CORE BYPASS CAPACITORS Inf CERAMIC (MEPCO OR EQUIV.)

TOP PLANE COPPER¹ (Component Side)








(X) indicates ground connection to top plane. * R₆ is on bottom side.

BOTTOM PLANE COPPER¹




NOTE


Bond edges of top and bottom ground plane copper.

Figure 10

ULTRA HIGH FREQUENCY OPERATIONAL AMPLIFIER

NE/SE5539







ULTRA HIGH FREQUENCY OPERATIONAL AMPLIFIER

The primary reasoning behind this procedure is to force the closed loop circuit to appear as a gain of X7 above the critical frequency where phase changes rapidly (approx. 70MHz; refer to figure 7a). The lagnetwork raises the phase at the upper operating frequencies, greatly improving the phase margin.

The calculations below show the application of these principles to the circuit in figure 7b.

The circuit shown has an inverting gain of 2, therefore solving for R_2 :


$$R_2 \le \frac{R_f}{7 - |A_{CL}|} \le \frac{2K}{7 - 2} = 400$$


Let $R_2 = 330\Omega$

Assuming a gain band width product of 350 MHz, CG may now be calculated as follows:

$$^{\circ}$$
 C_G $\simeq \frac{5}{\pi \cdot 330 \cdot 350 \cdot 10^6} \simeq \boxed{14pF}$

In the circuit shown, a lead compensation capacitor of $\simeq 1.6 pF$ was used with a value of R_2 of 330Ω and C_G was a 2-20 pF trimmer cap (JFD piston-type). Rise and fall times of 2.8 to 3ns were measured in the small signal mode with quite adequate range in the lag compensation trimmer to optimize overshoot and reduce ringing (see pulse response—figures 9 and 10).





CIRCUIT LAYOUT CONSIDERATIONS

As may be expected for an ultra-high frequency, wide gain bandwidth amplifier, the physical circuit layout is extremely critical. A double-sided printed circuit board will result in more favorable system operation (see figure 10).

The effect of the distributed and input capacitance added by the inverting node of the amplifier must be considered when calculating actual system closed loop performance. The RC product of the input resistor (RIN) in parallel with Cdist. and feedback resistor (RF) create a pole at pin 14 (figure 5). This frequency must fall beyond the unity gain frequency of the system in order to maintain stability and system performance.

CLOSED LOOP GAIN LESS THAN 7

The NE5539 is stable for all closed loop gains greater than seven (7). When operating at gains less than seven (7), the device can become unstable. The circuit in figure 7 is an example of a unity gain inverting amplifier. The compensation components are added to obtain stable operation.

Capacitor Ci improves the phase margin (of the operational amplifier) by compensating for the lag introduced by the distributed capacitor (CD).


It can be shown that the optimal conditions for amplifier stability occur when R₁C_D = R_FC_L; however, when the stability criteria is obtained, it should be noted that the actual bandwidth of the closed loop amplifier will be reduced.


The actual value for CL, based on a distributed capacitance of 3.5pFd, would be \sim 2pF.

Determination of Compensation Capacitance:

$$C_{lead} = \frac{C_{dist}}{A_{Cl}}$$

The above equation defines the relationship between the distributed capacitance. closed loop gain (ACL), and the compensation capacitor (CL). For closed loop stability and gains less than 5, Clead becomes a practical consideration. When bandwidth is of primary concern, the simple lead compensation will usually be adequate. However, if transient response is also a factor in the design, then a lag compensation network (CG, R2) may be necessary.





For practical applications, the following equations can be used to determine the proper lag compensation components:

$$\frac{R_f}{R_1 \mid R_2} \ge 7$$
 (Equation 1)

$$Arr R_2 \le \frac{R_f}{7 - A_{CL}}$$
 (Equation 2)

(Using Equation 1 to insure a closed loop gain of X7 above the network break frequency allows you to solve for R2, the lag network resistor.)


Claq may be approximated by the following equations. First set the lag network break frequency in relation to the amplifier total gain product (open loop).


Set
$$\omega_{lag} \simeq \frac{2\pi \cdot GBW}{10}$$
 rad/sec
$$\simeq \frac{\pi \cdot GBW}{5}$$
 rad/sec, then $\omega_{lag} = \frac{1}{R_2 C_{lag}}$


and Clac may now be determined.


$$\cdot \cdot \cdot C_{lag} \simeq \frac{5}{\pi \cdot R_2 \cdot GBW}$$


< Assume GBW = 350MHz > (Equation 3)
















μΑ741/ μΑ741C/SA741C


DESCRIPTION

The μ A741 is a high performance operational amplifier with high open loop gain, internal compensation, high common mode range and exceptional temperature stability. The μ A741 is short-circuit protected and allows for nulling of offset voltage.

FEATURES

- · Internal frequency compensation
- Short circuit protection
- Excellent temperature stability
- · High input voltage range

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|------|
| Supply voltage | | |
| μ Α741 C | ±18 | V |
| μ Α741 | ±22 | V |
| Internal power dissipation | | |
| N package | 500 | . mW |
| FE package | 1000 | mW |
| Differential input voltage | ±30 | v |
| Input voltage1 | ±15 | 5 V |
| Output short-circuit duration | Continuous | |
| Operating temperature range | 1 | |
| μ A741C | 0 to +70 | °C |
| SA741C | -40 to +85 | °C |
| μ Α741 | -55 to +125 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering 60sec) | 300 | °C |

NOTE

EQUIVALENT SCHEMATIC



^{1.} For supply voltages less than $\pm 15 \text{V},$ the absolute maximum input voltage is equal to the supply voltage.

μ A741/ μ A741C/SA741C

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, unless otherwise specified.

| | | | | μ Α741 | | | μ Α741 C | ; | UNIT |
|------------------------------------|--|---|------------|-------------------|--------------------|------------|-----------------|------------|----------------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | $R_S = 10k\Omega$ $R_S = 10k\Omega$, over temp. | | 1.0 1.0 | 5.0 6.0 | | 2.0 | 6.0 7.5 | mV mV |
| los | Offset current | Over temp. T _A = +125°C T _A = -55°C | | 20 7.0 20 | 200 200 500 | | 20 | 200 300 | nA nA nA nA |
| IBIAS | Input bias current | Over temp. T _A = +125°C T _A = -55°C | | 80 30 300 | 500 500 1500 | | 80 | 500 800 | nA nA nA nA |
| Vout | Output voltage swing | $R_L = 10k\Omega$ $R_L = 2k\Omega$, over temp. | ±12 ±10 | ±14 ±13 | | ±12 ±10 | ±14 ±13 | | V |
| Avol | Large signal voltage gain | $R_L = 2k\Omega$, $V_O = \pm 10V$ $R_L = 2k\Omega$, $V_O = \pm 10V$, over temp. | 50 25 | 200 | | 20 15 | 200 | | V/m\ V/m\ |
| | Offset voltage adjustment range | | | ±30 | | | ±30 | | mV |
| PSRR | Supply voltage rejection ratio | $R_S \le 10k\Omega$ $R_S \le 10k\Omega$, over temp. | | 10 | 150 | | 10 | 150 | μV/\ μV/\ |
| CMRR | Common mode rejection ratio | Over temp. | 70 | 90 | | | | | dB dB |
| lcc | Supply current | T _A = +125°C T _A = -55°C | | 1.4 1.5 2.0 | 2.8 2.5 3.3 | | 1.4 | 2.8 | mA mA mA |
| V _{IN} R _{IN} | Input voltage range Input resistance | (μA741, over temp.) | ±12 0.3 | ±13 2.0 | | ±12 0.3 | ±13 2.0 | | V MΩ |
| Pd | Power consumption | T _A = +125°C T _A = -55°C | | 50 45 45 | 85 75 100 | | 50 | 85 | mW mW |
| Rout Isc | Output resistance Output short-circuit current | | | 75 25 | | | 75 25 | | Ω mA |

3

μ A741/ μ A741C/SA741C


DC ELECTRICAL CHARACTERISTICS (Cont'd) $T_A = 25^{\circ}$ C, $V_S = \pm 15$ V, unless otherwise specified.

| | PARAMETER | TEST COMPLETIONS | | SA741C | | |
|-------------|---|---|------------|------------|-------------|--------------|
| | PANAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Vos | Offset voltage | $R_S = 10k\Omega$ $R_S = 10k\Omega$, over temp. | | 2.0 | 6.0 7.5 | mV mV |
| los | Offset current | Over temp. | | 20 | 200 500 | nA nA |
| IBIAS | Input bias current | Over temp. | | 80 | 500 1500 | nA nA |
| Vout | Output voltage swing | $R_L = 10k\Omega$ $R_L = 2k\Omega$, over temp. | ±12 ±10 | ±14 ±13 | | V V |
| Avol | Large signal voltage gain | $R_L = 2k\Omega$, $V_O = \pm 10V$ $R_L = 2k\Omega$, $V_O = \pm 10V$, over temp. | 20 15 | 200 | | V/mV V/mV |
| | Offset voltage adjustment range | | | ±30 | | mV |
| PSRR | Supply voltage rejection ratio | $R_S \le 10k\Omega$ | | 10 | 150 | μV/V |
| CMRR | Common mode rejection ratio | | | | | dB |
| Icc | Supply current | | | 1.4 | 2.8 | mA |
| VIN | Input voltage range Input resistance | (μA741, over temp.) | ±12 0.3 | ±13 2.0 | | V MΩ |
| Pd | Power consumption | | | 50 | 85 | mW |
| Rout Isc | Output resistance Output short-circuit current | | | 75 25 | | Ω mA |


AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_S = \pm 15$ V, unless otherwise specified.


| PARAMETER | TEST CONDITIONS | μ Α 7 | UNIT | | |
|--|---|--------------|-------------------|-----|-----------------|
| <u> </u> | | Min | Тур | Max | 1 |
| Parallel input resistance Parallel input capacitance | Open loop, f = 20Hz Open loop, f = 20Hz | | 1.4 | | MΩ pF |
| Unity gain crossover frequency | Open loop |] | 1.0 |] | MHz |
| Transient response unity gain Rise time Overshoot Slew rate | $V_{1N}=20 mV, \ R_L=2 k\Omega, \ C_L \leq 100 pf$ $C \leq 100 pf, \ R_L \geq 2 k, \ V_{1N}=\pm 10 V$ | | 0.3 5.0 0.5 | | μs % V/μs |

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)







INPUT RESISTANCE
AS A FUNCTION OF
AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




INPUT OFFSET CURRENT
AS A FUNCTION OF
AMBIENT TEMPERATURE




POWER CONSUMPTION AS A FUNCTION OF




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE




OUTPUT SHORT-CIRCUIT CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE



INPUT NOISE VOLTAGE
AS A FUNCTION OF
FREQUENCY





INPUT NOISE CURRENT
AS A FUNCTION OF
FREQUENCY





μΑ741/ μΑ741C/SA741C

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)











OUTPUT VOLTAGE SWING


AS A FUNCTION OF



COMMON MODE REJECTION



TRANSIENT RESPONSE




DESCRIPTION

The 747 is a pair of high performance monolithic operational amplifiers constructed on a single silicon chip. High common mode voltage range and absence of "latch-up" make the 747 ideal for use as a voltage follower. The high gain and wide range of operating voltage provides superior performance in integrator, summing amplifier, and general feedback applications. The 747 is short-circuit protected and requires no external components for frequency compensation. The internal 6dB/octave roll-off insures stability in closed loop applications. For single amplifier performance, see µA741 data sheet.

FEATURES

- . No frequency compensation required
- . Short-circuit protection
- · Offset voltage null capability
- Large common-mode and differential voltage ranges
- Low power consumption
- No latch-up


PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-------------------------------|-------------|------|
| Supply voltage | | |
| μΑ747 | ±22 | V |
| μA747C | ±18 | V |
| SA747C | ±18 | V |
| Internal power dissipation | | |
| H Package | 500 | mW |
| N,F Packages | 670 | mW |
| Differential input voltage | ±30 | V |
| Input voltage | ±15 | V |
| Voltage between offset null | | |
| and V- | ±0.5 | ٧ |
| Storage temperature range | -65 to +155 | °C |
| Operating temperature range | | |
| μΑ747 | -55 to +125 | °C |
| μA747C | 0 to +70 | °C |
| SA747C | -40 to +85 | °C |
| Lead temperature | | |
| (soldering, 60 sec) | 300 | °C |
| Output short-circuit duration | indefinite | |

EQUIVALENT SCHEMATIC



μ**Α747/747C/SA747C**

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}\text{C}$, $V_S = \pm 15\text{V}$ unless otherwise specified.

| | | TEGT 001/2/2010 | | UNIT | | | |
|-------|---------------------------------|--|--------|-----------|--------------|------|--|
| | PARAMETER | TEST CONDITIONS | Min | Min Typ M | | | |
| Vos | Offset voltage | $R_S \le 10k\Omega$ | | 2.0 | 6.0 | mV | |
| | | $R_S \le 10k\Omega$, over temp | | 3.0 | 7.5 | m∨ | |
| los | Offset current | | | 20 | 200 | nA | |
| | | Over temp | | | 500 | nA | |
| IBIAS | Input current | | | | 500 | nA | |
| | | Over temp | | | 1500 | nA | |
| Vout | Output voltage swing | $R_L \ge 2k\Omega$, over temp | ±10 | ±13 | | v | |
| | | $R_L \ge 10k\Omega$, over temp | ±12 | ±14 | | V | |
| lcc | Supply current | | | 1.7 | 2.8 | mA | |
| | | Over temp | | 2.0 | 3.3 | mA | |
| | Power consumption | | | 50 | 85 | mW | |
| | | Over temp | | 60 | 100 | mW | |
| | Input capacitance | | | 1.4 | | pF | |
| | Offset voltage adjustment range | | | ±15 | | v | |
| | Output resistance | | | 75 | | Ω | |
| | Channel separation | | | 120 | | dB | |
| PSRR | Supply voltage rejection | | | | | | |
| | ratio | R _S ≤ 10kΩ, over temp | | 30 | 150 | μV/V | |
| Avol | Large signal voltage gain (DC) | $R_L \ge 2k\Omega \ V_{OUT} = \pm 10V$ | 25,000 | | | V/V | |
| CMRR | | Rs ≤ 10KΩ, V _{CM} ±12V | + | | | - | |
| | | over temp | 70 | | | ₫B | |

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.

| PARAMETER | TEST CONDITIONS | μΑ747 | μ Α747C / | SA747C | UNIT |
|---|---|-------|------------------|--------|---------|
| 7711121211 | TEST SONSTITIONS | Min | Тур | Max | J |
| Transient response Risetime Overshoot | $V_{\text{IN}}=20\text{mV},\ R_1=2k\Omega,\ C_1<100\text{pf}$ Unity gain $\text{CL}\leq100\text{pf}$ Unity gain $\text{CL}\leq100\text{pf}$ | | 0.3 5.0 | | μs % |
| Slew rate | RL > 2kΩ | | 0.5 | | V/μs |


μ**Α747/747C/SA747C**

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_S = \pm 15V$ unless otherwise specified.


| | 0.0 | TEST COMPLETIONS | | μ Α747 | | | UNIT | | |
|-------|---------------------------------|---|--------|---------------|------|--------|------|-----|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | $R_S \le 10k\Omega$ | | 2.0 | 5.0 | | 2.0 | 6.0 | m۷ |
| | | Rs ≤ 10kΩ, over temp | | 3.0 | 6.0 | | 3.0 | 7.5 | m∨ |
| los | Offset current | | | 20 | 200 | | 20 | 200 | nA |
| | | T _A = +125°C | | 7.0 | 200 | | | | nA |
| | | $T_A = -55^{\circ}C$ | | 85 | 500 | | | | nΑ |
| | | Over temp | 1 1 | | | | 7.0 | 300 | nΑ |
| IBIAS | Input current | | | 80 | 500 | | 80 | 500 | nA |
| | | T _A = 125°C | | 30 | 500 | | | | nΑ |
| | | T _A = -55°C | | 300 | 1500 | | | | nA |
| | | Over temp | | | | | 30 | 800 | nA |
| Vout | Output voltage swing | $R_L \ge 2k\Omega$, over temp | ±10 | ±13 | | ±10 | ±13 | | v |
| | | R _L ≥ 10kΩ, over temp | ±12 | ±14 | | ±12 | ±14 | | V |
| Icc | Supply current | | | 1.7 | 2.8 | | 1.7 | 2.8 | mA |
| | each side | T _A = 125°C | 1 1 | 1.5 | 2.5 | | | , | mA |
| | | T _A = -55°C | | 2.0 | 3.3 | | | | mA |
| | * | Over temp | | | | | 2.0 | 3.3 | mA |
| | Power consumption | | | 50 | 85 | | 50 | 85 | mW |
| | • | T _A = 125°C | | 45 | 75 | | | | mW |
| | | T _A = -55°C | 1 | 60 | 100 | | | | mW |
| | | Over temp | | | | İ | 60 | 100 | mW |
| | Input capacitance | | | 1.4 | | İ | 1.4 | | pF |
| | Offset voltage adjustment range | | | ±15 | | | ±15 | | V |
| | Output resistance | | | 75 | | | 75 | | Ω |
| | Channel separation | | | 120 | | | 120 | | dB |
| PSRR | Supply voltage rejection | | | 30 | 150 | | 30 | 150 | μV/V |
| | ratio | $R_S \leq 10k\Omega$, over temp | | | | | L | | <u> </u> |
| AVOL | Large signal voltage gain (DC) | $R_L \ge 2k\Omega V_{OUT} = \pm 10V$ | 50,000 | | | 25,000 | | | V/V |
| | | Over temp | 25,000 | | | 15,000 | | 1 | V/V |
| CMRR | | R _S ≤ 10KΩ, V _{CM} ±12V | | | | | | | |
| | | over temp | 70 | | | 70 | [| | dB |



TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




μA747/747C/SA747C


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd) ABSOLUTE MAXIMUM POWER




INPUT NOISE CURRENT AS A FUNCTION OF FREQUENCY




INPUT NOISE VOLTAGE
AS A FUNCTION OF
FREQUENCY




BROADBAND NOISE FOR VARIOUS BANDWIDTHS



TEST CIRCUITS





DESCRIPTION

The 748 is a High Performance Operational Amplifier featuring high gain, short circuit immunity, offset voltage null capability, simplified compensation and excellent temperature stability.


FEATURES

- . Short circuit protection
- Offset voltage null capability
- Large common-mode and differential voltage ranges
- · Low power consumption
- No latch-up

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | רואט |
|--------------------------------|-------------|------|
| Supply voltage | | |
| μΑ748 | ±22 | V |
| μA748C | ±18 | V |
| Internal power dissipation1 | 500 | mW |
| Differential output voltage | ±30 | V |
| Input voltage2 | ±15 | V |
| Storage temperature range | -65 to +150 | °C |
| Operating temperature range | ļ | l l |
| μA748 | -55 to +125 | l °C |
| μA748C | 0 to +70 | l °C |
| Lead temperature | 300 | l °C |
| Output short circuit duration3 | indefinite | |


PIN CONFIGURATION



NOTES

- 1. Rating applies for case temperatures to +70°C.
- For supply voltages less than ±15V, the absolute maximum input voltage is equal to the supply voltage.
- Short circuit may be to ground or either supply. Rating applies to +70°C ambient temperature.

EQUIVALENT CIRCUIT



Signetics

3-117

μA748/748C

DC ELECTRICAL CHARACTERISTICS $T_A \approx 25 \, ^{\circ} \text{C}$, $V_S = \pm 15 \text{V}$ unless otherwise specified.

| | PARAMETER | TEST CONDITIONS | | μ Α748 | | | μ Α748C | | |
|-------|---------------------------|---|-----|-----------------|--------------------|-----|-----------------|-------------------|----------------|
| | | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Offset voltage | $R_S \le 10k\Omega$, $T_A = 25^{\circ}C$ Over temperature | | 1.0 | 5.0 6.0 | | 2.0 | 6.0 7.5 | mV mV |
| los | Offset current | $25^{\circ} \le T_{A} \le T_{max}$ $T_{min} \le T_{A} \le 25^{\circ} C$ | | 20 7.0 85 | 200 200 500 | | 20 9.0 35 | 200 300 300 | nA nA nA |
| IBIAS | Input current | $25^{\circ} \le T_{A} \le T_{max}$ $T_{min} \le T_{A} \le 25^{\circ}C$ | | 80 30 300 | 500 500 1500 | | 80 40 130 | 500 800 800 | nA nA nA |
| Vсм | Common mode voltage range | Over temperature | ±12 | ±13 | | ±12 | ±13 | | V |


DC ELECTRICAL CHARACTERISTICS $T_A \approx 25^{\circ} \text{C}, \ V_S = \pm 15 \text{V}$ unless otherwise specified.


| | PARAMETER | TEST CONDITIONS | | μ Α748 | | | μ Α748 0 | ; | |
|------|---------------------------------|--|------------|-------------------|----------------------|------------|-------------------|----------------------|----------------|
| | - ANAMETEN | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| CMRR | Common mode rejection ratio | $R_S \le \pm 10 k\Omega$, over temperature | 70 | 90 | | . 70 | 90 | | dB |
| Rin | Input resistance | | 0.3 | 2.0 | | .30 | 2.0 | İ | МΩ |
| Vout | Output voltage swing | $R_L \ge 2k\Omega$, over temperature $R_L \ge 10k\Omega$, over temperature | ±10 ±12 | ±13 ±14 | | ±10 ±12 | ±13 ±14 | | V |
| lcc | Supply current | $25^{\circ} \le T_A \le T_{max}$ $T_{min} \le T_A \le 25^{\circ}C$ | | 1.7 1.5 2.0 | 2.83 2.50 3.33 | | 1.7 1.6 1.8 | 2.83 3.33 3.33 | mA mA |
| Pd | Power consumption | $T_A = 25^{\circ}C$ $25^{\circ} \le T_A \le T_{max}$ $T_{min} \le T_A \le 25^{\circ}C$ | | 50 45 60 | 85 75 100 | | 50 48 54 | 85 100 100 | mW mW mW |
| PSRR | Supply voltage rejection ratio | $R_S \leq 10 k\Omega$, over temperature | | 30 | 150 | | 30 | 150 | μV/V |
| | Output resistance | T _A = 25°C | | 75 | | | 75 | | Ω |
| Avol | Large signal voltage gain | $R_L \ge 2k\Omega \ V_{OUT} \pm 10V \pm 15V$ Over temperature | 50 25 | 200 | | 50 25 | 200 | | V/mV V/mV |
| | Input capacitance | | | 1.4 | | | 1.4 | | pF |
| | Offset voltage adjustment range | | | ±15 | | | ±15 | | mV |

AC ELECTRICAL CHARACTERISTICS


| PARAMETER | TEST CONDITIONS | | μ Α748 | | | μ Α748C/SA748C | | |
|---------------------------------|--|-----|---------------|-----|-----|-----------------------|-----|------|
| | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | TINU |
| Transient response (unity gain) | $V_{IN} = 20 \text{mV}, R_L = 2 \text{k}\Omega$ $C_L \leq 100 \text{pF}$ | | | | | | | |
| Rise time | $C_1 = 30pF$ | | 0.3 | | | 0.3 | | μS |
| Overshoot | | | 5.0 | | | 5.0 | | % |
| Slew rate | $R_L \ge 2k\Omega C_1 = 30pF$ | | 0.5 | | | 0.5 | | V/µs |

TYPICAL CHARACTERISTIC CURVES







INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE




INPUT RESISTANCE
AS A FUNCTION OF
AMBIENT TEMPERATURE




INPUT OFFSET CURRENT AS A FUNCTION OF SUPPLY VOLTAGE




INPUT OFFSET CURRENT AS A FUNCTION OF




POWER CONSUMPTION
AS A FUNCTION OF
AMBIENT TEMPERATURE




OUTPUT VOLTAGE SWING AS A FUNCTION OF LOAD RESISTANCE



OUTPUT SHORT-CIRCUIT CURRENT
AS A FUNCTION OF
AMBIENT TEMPERATURE




ABSOLUTE MAXIMUM POWER DISSIPATION AS A FUNCTION OF AMBIENT TEMPERATURE




J

μA748/748C

TYPICAL CHARACTERISTIC CURVES (Cont'd)



TYPICAL CHARACTERISTIC CURVES (Cont'd)



Section 4 Video Amplifiers

INDEX

| Section 4 — Video Amplifie | 'S | |
|----------------------------|------------------------------|-----|
| Index | | 4-1 |
| Product Data | | 4-3 |
| NE/SE592 | Video Amplifier | 4-3 |
| μA733/733C | Differential Video Amplifier | |

4

VIDEO AMPLIFIER

NE/SE592


DESCRIPTION


The SE/NE592 is a monolithic, two stage, differential output, wideband video amplifier. It offers fixed gains of 100 and 400 without external components and adjustable gains from 400 to 0 with one external resistor. The input stage has been designed so that with the addition of a few external reactive elements between the gain select terminals, the circuit can function as a high pass, low pass, or band pass filter. This feature makes the circuit ideal for use as a video or pulse amplifier in communications, magnetic memories, display, video recorder systems, and floppy disc head amplifiers. The 592 is a pin-for-pin replacement for the μΑ733.

FEATURES

- 120MHz bandwidth
- Adjustable gains from 0 to 400
- Adjustable pass band
- No frequency compensation required
- · Wave shaping with minimal external components

PIN CONFIGURATION






Pin 5 connected to case


ORDER NUMBERS NE592H SE592H

*Metal cans (H) not recommended for new de-

ABSOLUTE MAXIMUM RATINGS $T_A = 25^{\circ}C$ unless otherwise specified.



EQUIVALENT CIRCUIT




DC ELECTRICAL CHARACTERISTICS T_A= \pm 25 °C, V_S= \pm 6V, V_{CM}= 0 unless otherwise specified. Recommended operating supply voltages V_S= \pm 6.0V


| PARAMETER | TEST CONDITIONS | L | NE592 | | | SE592 | | |
|---|---|--------------|--------------------------------------|--------------------|--------------|--------------------------------------|-------------------|------------------------------------|
| ranameien | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNITS |
| Differential voltage gain Gain 1 ¹ Gain 2 ² | $R_L = 2k\Omega$, $V_{OUT} = 3V p-p$ | 250 80 | 400 100 | 600 120 | 300 90 | 400 100 | 500 110 | V/V V/V |
| Bandwidth Gain 1 ¹ Gain 2 ² Rise Time | | | 40 90 | | | 40 90 | | MHz MHz |
| Gain 1 ¹ Gain 2 ² | V _{OUT} = 1V p-p | | 10.5 4.5 | 12 | | 10.5 4.5 | 10 | ns ns |
| Propagation delay Gain 1 ¹ Gain 2 ² | V _{OUT} = 1V p-p | | 7.5 6.0 | 10 | | 7.5 6.0 | 10 | ns ns |
| Input resistance Gain 1 ¹ Gain 2 ² Input capacitance ² Input offset current Input bias current Input noise voltage Input voltage range | Gain 2 BW 1kHz to 10MHz | 10 | 4.0 30 2.0 0.4 9.0 12 | 5.0 30 ± 1.0 | 20 | 4.0 30 2.0 0.4 9.0 12 | 3.0 20 ±1.0 | kΩ kΩ pF μA μVrms V |
| Common mode rejection ratio Gain 2 Gain 2 Supply voltage rejection ratio | VCM ± 1V,F < 100kHz VCM ± 1V,F ≈ 5MHz | 60 | 86 60 | | 60 | 86 60 | | dB dB |
| Gain 2 | $\Delta VS = \pm 0.5V$ | 50 | 70 | | 50 | 70 | <u></u> | dB |
| Output offset voltage Gain 2 ² Output common mode voltage Output voltage swing differential Output resistance Power supply current | $R_{L} = \infty$ $R_{L} = \infty$ $R_{L} = 2K$ $R_{L} = \infty$ | 2.4 3.0 | 0.35 2.9 4.0 20 | 0.75 3.4 24 | 2.4 3.0 | 0.35 2.9 4.0 20 | 0.75 3.4 24 | V V Ω mA |
| THE FOLLOWING SPECS APPLY O | | 0°C | ≤ T _A ≤ | 70°C | - 55°C | S TA S | 125°C | |
| Differential voltage gain Gain 1 ¹ Gain 2 ² | $R_L = 2k\Omega$, $V_{OUT} = 3V p \cdot p$ | 250 80 | | 600 120 | 200 80 | | 600 120 | V/V V/V |
| Input resistance Gain 2 ² Input offset current Input bias current Input voltage range | | 8.0 ± 1.0 | | 6.0 40 | 8.0 ± 1.0 | | 5.0 40 | kΩ μΑ μΑ V |
| Common mode rejection ratio Gain 2 Supply voltage rejection ratio | VCM ± 1V,F < 100kHz | 50 | | | 50 | | | dB |
| Gain 2 | $\Delta VS = \pm 0.5V$ | 50 | | | 50 | | | dB |
| Output offset voltage Gain 2 ² Output voltage swing differential Power supply current | $ \begin{array}{l} R_L = \infty \\ R_L = 2K \\ R_L = \infty \end{array} $ | 2.5 | | 0.75 27 | 2.5 | | 0.75 27 | V V mA |

Gain select pins G_{1A} and G_{1B} connected together.
 Gain select pins G_{2A} and G_{2B} connected together.
 All gain select pins open.


TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TEST CIRCUITS T_A = 25°C unless otherwise specified









TYPICAL APPLICATIONS







DESCRIPTION

The 733 is a monolithic differential input. differential output, wideband video amplifier. It offers fixed gains of 10,100 or 400 without external components, and adiustable gains from 10 to 400 by the use of an external resistor. No external frequency compensation components are required for any gain option. Gain stability, wide bandwidth and low phase distortion are obtained through use of the classic series-shunt feedback from the emitter follower outputs to the inputs of the second stage. The emitter follower outputs provide low output impedance, and enable the device to drive capacitive loads. The 733 is intended for use as a high performance video and pulse amplifier in communications, magnetic memories, display and video recorder systems.

FEATURES

- 120MHz bandwidth
- 250kΩ input resistance
- Selectable gains of 10,100 and 400
- · No frequency compensation required
- . Mil std 883A,B,C available

F.N PACKAGE INPUT 2 1 14 INPUT 1 NC 2 13 G_{2B} GAIN SELECT G_{2A} GAIN SELECT G 1B GAIN 4 11 G 1A GAIN SELECT V - 5 10 V+ 9 NC NC G OUTPUT 2 7 8 OUTPUT 1 TOP VIEW ORDER NUMBERS μA733F μΑ733CN μA733CF μA733N H PACKAGE* G_{2A} GAIN SELECT GAIN INPUT 1 വ (9) (8) INPUT 2 G ZA GAIN SELECT OUTPUT 1 G₁₈ GAIN OUTPUT 2 NOTE

ORDER NUMBER

"A733H

*Metal cans (H) not recommended for new designs


Pin 5 connected to case

PIN CONFIGURATION

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-------------|------------|
| Differential input Voltage | ±5 | V |
| Common mode input Voltage | ±6 | , v |
| Vcc | ±8 | V |
| Ouput current | 10 | mA |
| Junction temperature | +150 | °C |
| Storage temperature range Operation temperature range | -65 to +150 | °C |
| μA733C | 0 to +75 | °C |
| μΑ733 | -55 to +125 | °C |
| P _D Power dissipation | | _ |
| K package | 500 | mW |
| N, F package | 670 | mW |

CIRCUIT SCHEMATIC



DC ELECTRICAL CHARACTERISTICS $T_A = +25^{\circ}C$, $V_S = \pm V$, VCM = 0 unless otherwise specified. Recommended operating supply voltages $V_S = \pm 6.0V$.

| | 7707 001/01/01/01 | μ Α733C | | | | UNITS | | |
|--|---|-------------------|--|-------------------|-------------------|---|-------------------|--|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | OMITS |
| Differential voltage gain Gain 1 ¹ Gain 2 ² Gain 3 ³ | $R_I = 2k\Omega$, $V_{OUT} = 3Vp-p$ | 250 80 8.0 | 400 100 10 | 600 120 12 | 300 90 9.0 | 400 100 10 | 500 110 11 | V/V V/V V/V |
| Bandwidth Gain 1 ¹ Gain 2 ² Gain 3 ³ Rise time Gain 1 ¹ Gain 2 ² | V _{OUT} = 1Vp-p | | 40 90 120 10.5 4.5 2.5 | 12 | | 40 90 120 10.5 4.5 2.5 | 10 | MHz MHz MHz ns ns |
| Propagation delay Gain 1 ¹ Gain 2 ² Gain 3 ³ | V _{OUT} = 1Vp-p | | 7.5 6.0 3.6 | 10 | | 7.5 6.0 3.6 | 10 | ns ns ns |
| Input resistance Gain 1 ¹ Gain 2 ² Gain 3 ³ Input capacitance ² Input offset current Input bias current Input noise voltage Input voltage range | Gain 2 BW = 1kHz to 10MHz | 10 ±1.0 | 4.0 30 250 2.0 0.4 9.0 12 | 5.0 30 | 20 ±1.0 | 4.0 30 250 2.0 0.4 9.0 12 | 3.0 20 | kΩ kΩ kΩ pF μA μVrms V |
| Common mode Rejection ratio Gain 2 Gain 2 Supply voltage Rejection ratio Gain 2 | VCM = \pm V,f \leq 100kHz VCM = \pm 1V,F = 5MHz Δ V $_{\$}$ = \pm 0.5V | 60 50 | 86 60 70 | | 60 50 | 86 60 70 | - | dB dB |
| Output offset voltage Gain 1 ¹ Gain 2 and 3 ^{2,3} Output common mode voltage Output voltage swing, differential Output sink current Output resistance Power supply current | R _L = ∞ R _L = ∞ R _L = 2k R _L ± ∞ | 2.4 3.0 2.5 | 0.6 0.35 2.9 4.0 3.6 20 18 | 1.5 1.5 3.4 | 2.4 3.0 2.5 | 0.6 0.35 2.9 4.0 3.6 20 | 1.5 1.0 3.4 | V V V mA Ω mA |

NOTES

^{1.} Gain select pins G_{1A} and G_{1B} connected together.


^{2.} Gain select pins G_{2A} and G_{2B} connected together.

^{3.} All gain select pins open.


DIFFERENTIAL VIDEO AMPLIFIER

μA733/733C


TYPICAL PERFORMANCE CHARACTERISTICS




PHASE SHIFT AS A FUNCTION OF FREQUENCY




VOLTAGE GAIN AS A FUNCTION OF FREQUENCY




COMMON MODE REJECTION RATIO AS A FUNCTION OF FREQUENCY




OUTPUT VOLTAGE SWING AS A FUNCTION OF FREQUENCY




PULSE RESPONSE




DIFFERENTIAL OVERDRIVE RECOVERY TIME



PULSE RESPONSE AS A FUNCTION OF SUPPLY VOLTAGE




PULSE RESPONSE AS A FUNCTION OF TEMPERATURE





DIFFERENTIAL VIDEO AMPLIFIER

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)







INPUT RESISTANCE



TEST CIRCUITS $T_A = 25^{\circ}C$ unless otherwise specified.





Section 5 Timers

INDEX

Section 5 — Timers

| Index | · | 5-1 |
|------------------------|---|------|
| Product Data | .,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | 5-3 |
| NE/SE555/SE555C | Timer | 5-3 |
| NE/SA/SE556 | Dual Timer | 5-6 |
| NE/SA/SE556-1/SE556-1C | Dual Timer | 5-9 |
| NE/SA/SE558 | Quad Timer | 5-12 |



DESCRIPTION

The 555 monolithic timing circuit is a highly stable controller capable of producing accurate time delays, or oscillation. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For a stable operation as an oscillator, the free running frequency and the duty cycle are both accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output structure can source or sink up to 200mA.

FEATURES

- Turn off time less than 2μs
- Maximum operating frequency greater than 500kHz
- . Timing from microseconds to hours
- Operates in both astable and monostable modes
- . High output current
- · Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C


APPLICATIONS

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Missing pulse detector


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | |
|-------------------------------------|-------------|------|--|
| Supply voltage | | | |
| SE555 | +18 | V | |
| NE555, SE555C, | +16 | V | |
| Power dissipation | 600 | mW | |
| Operating temperature range | | | |
| NE555 | 0 to +70 | °C | |
| SE555, SE555C | -55 to +125 | °C | |
| Storage temperature range | -65 to +150 | °C | |
| Lead temperature (soldering, 60sec) | 300 | °C | |


EQUIVALENT SCHEMATIC



PIN CONFIGURATIONS



BLOCK DIAGRAM



TIMER

NE/SE555/SE555C

DC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = +5V to +15 unless otherwise specified.

| PARAMETER | TEST CONDITIONS | <u> </u> | SE555 | | NE555/SE555C | | | UNIT |
|-----------------------------|---|----------|-------|------|--------------|------|------|------|
| PANAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | |
| Supply voltage | | 4.5 | | 18 | 4.5 | | 16 | V |
| Supply current (low state)1 | Vcc = 5V R _L = ∞ | | 3 | 5 | | 3 | 6 | m/ |
| | V _{CC} = 15V R _L = ∞ | 1 | 10 | 12 | | 10 | 15 | m/ |
| Timing error (monostable) | $R_A \approx 2K\Omega$ to $100K\Omega$ | | | | | | | |
| Initial accuracy2 | $C = 0.1 \mu F$ | | 0.5 | 2.0 | | 1.0 | 3.0 | % |
| Drift with temperature | | 1 | 30 | 100 | l | 50 | 1 | ppm/ |
| Drift with supply voltage | | | 0.05 | 0.2 | | 0.1 | 0.5 | %/ |
| Timing error (astable) | R_A , $R_B = 1k\Omega$ to $100k\Omega$ | | | | | | | |
| Initial accuracy2 | $C = 0.1 \mu F$ | | 1.5 | | | 2.25 | 1 | % |
| Drift with temperature | V _{CC} = 15V | | 90 | ļ | | 150 | | ppm/ |
| Drift with supply voltage | | | 0.15 | 1 | | 0.3 | Į. | %/\ |
| Control voltage level | V _{CC} = 15V | 9.6 | 10.0 | 10.4 | 9.0 | 10.0 | 11.0 | V |
| Thomas and continue | V _{CC} = 5V | 2.9 | 3.33 | 3.8 | 2.6 | 3.33 | 4.0 | V |
| Threshold voltage | V _{CC} = 15V | 9.4 | 10.0 | 10.6 | 8.8 | 10.0 | 11.2 | V |
| | V _{CC} = 5V | 2.7 | 3.33 | 4.0 | 2.4 | 3.33 | 4.2 | v |
| Threshold current3 | | | 0.1 | 0.25 | | 0.1 | 0.25 | μA |
| Trigger voltage | V _{CC} = 15V | 4.8 | 5.0 | 5.2 | 4.5 | 5.0 | 5.6 | V |
| | V _{CC} = 5V | 1.45 | 1.67 | 1.9 | 1.1 | 1.67 | 2.2 | \ v |
| Trigger current | V _{TRIG} ≈ 0V | | 0.5 | 0.9 | | 0.5 | 2.0 | μΑ |
| Reset voltage4 | | 0.4 | 0.7 | 1.0 | 0.4 | 0.7 | 1.0 | V |
| Reset current |) | | 0.1 | 0.4 | J | 0.1 | 0.4 | m/ |
| Reset current | VRESET = 0V | | 0.4 | 1.0 | | 0.4 | 1.5 | m/ |
| Output voltage (low) | V _{CC} = 15V | | | | | | | |
| · - | ISINK = 10mA | 1 | 0.1 | 0.15 | ł | 0.1 | 0.25 | V |
| | I _{SINK} = 50mA | | 0.4 | 0.5 | | 0.4 | 0.75 | V |
| | I _{SINK} = 100mA | | 2.0 | 2.2 | | 2.0 | 2.5 | V |
| | I _{SINK} = 200mA | Í | 2.5 | - | 1 | 2.5 | 1 | V |
| | V _{CC} = 5V | | | | | 1 | | |
| | Isink = 8mA | | 0.1 | 0.25 | | 0.3 | 0.4 | ٧ |
| | I _{SINK} = 5mA | ļ | 0.05 | 0.2 | | 0.25 | 0.35 | V |
| Output voltage (high) | V _{CC} = 15V | | | | | | | |
| | ISOURCE = 200mA | | 12.5 | 1 | | 12.5 | 1 | V |
| | I _{SOURCE} = 100mA V _{CC} = 5V | 13.0 | 13.3 | | 12.75 | 13.3 | | V |
| | ISOURCE = 100mA | 3.0 | 3.3 | | 2.75 | 3.3 | | V |
| Turn off time ⁵ | V _{RESET} ≈ V _{CC} | | 0.5 | 2.0 | | 0.5 | | μS |
| Rise time of output | | | 100 | 200 | | 100 | 300 | ns |
| Fall time of output | | | 100 | 200 | | 100 | 300 | ns |
| Discharge leakage current | | 1 | 20 | 100 | | 20 | 100 | na |
| | | | | | | | 1 | |
| | | | | | | | | |

NOTES

^{1.} Supply current when output high typically 1mA less.

^{2.} Tested at $V_{CC} = 5V$ and $V_{CC} = 15V$.


This will determine the maximum value of R_A + R_B, for 15V operation, the max total R = 10 megohm, and for 5V operation, the max total R = 3.4 megohm.

^{4.} Specified with trigger input high.

Time measured from a positive going input pulse from 0 to 0.8 x V_{CC} into the threshold to the drop from high to low of the output. Trigger is tied to threshold.

TIMER

TYPICAL PERFORMANCE CHARACTERISTICS



DESCRIPTION

The 556 Dual Monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. The 556 is a dual 555. Timing is provided by an external resistor and capacitor for each timing function. The two timers operate independently of each other sharing only Vcc and ground. The circuits may be triggered and reset on falling waveforms. The output structures may sink or source 200mA.


APPLICATIONS

- Precision timing
- Sequential timing
- Pulse shaping
- Pulse generator
- Missing pulse detector
- Tone burst generator
- Pulse width modulation
- Time delay generator
- Frequency division
 Industrial controls
- Pulse position modulation
- Appliance timing
- Traffic light control
- · Touch tone encoder


FEATURES

- . Timing from microseconds to hours
- Replaces two 555 timers
- Operates in both astable and monostable modes
- High output current
- Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C
- SE566 MIL STD 883A, B, C available, N38510 (JAN planned, 38510 processing available).


PIN CONFIGURATION



BLOCK DIAGRAM



EQUIVALENT SCHEMATIC (Shown for one circuit only)



NE/SA/SE556

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-------------|------|
| Supply voltage | | |
| NE/SA556, SE556C | +16 | ٧ |
| SE556 | +18 | V |
| Power dissipation | 600 | mW |
| Operating temperature range | | |
| NE556 | 0 to +70 | °C |
| SA556 | -40 to +85 | °C |
| SE556, SE556C | -55 to +125 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (Soldering, 60 sec) | +300 | °C |

$\textbf{ELECTRICAL CHARACTERISTICS} \quad T_{A} = 25^{\circ}\text{C}, \ V_{CC} = +5\text{V to } +15\text{V unless otherwise specified}.$


| PARAMETER | TEST CONDITIONS | | SE556 | | NE/SA556/SE556C | | | | |
|-----------------------------|---|----------|-------|------|-----------------|------|------|-------|--|
| PANAMETER | 1231 CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNITS | |
| Supply voltage | | 4.5 | | 18 | 4.5 | | 16 | V | |
| Supply current (low state)1 | V _{CC} = 5V R _L = ∞ | | 6 | 10 | | 6 | 12 | mA | |
| | V _{CC} = 15V R _L = ∞ | | 20 | 24 | | 20 | 30 | mA | |
| Timing error (monostable) | $R_A = 2k\Omega$ to $100k\Omega$ | | | | | | | | |
| Initial accuracy2 | $C = 0.1 \mu F$ | | 0.5 | 1.5 | | 0.75 | 3.0 | % | |
| Drift with temperature | | | 30 | 100 | | 50 | | ppm/° | |
| Drift with supply voltage | <u></u> |] | 0.05 | 0.2 | | 0.1 | 0.5 | %/V | |
| Timing error (astable) | R_A , $R_B = 1k\Omega$ to $100k\Omega$ | | | | | | | | |
| Initial accuracy2 | $C = 0.1 \mu F$ | | 1.5 | | | 2.25 | | % | |
| Drift with temperature | V _{CC} = 15V | | 90 | | | 150 | | ppm/° | |
| Drift with supply voltage | | | 0.15 | | | 0.3 | | %/V | |
| Control voltage level | V _{CC} = 15V | 9.6 | 10.0 | 10.4 | 9.0 | 10.0 | 11.0 | ٧ | |
| | V _{CC} = 5V | 2.9 | 3.33 | 3.8 | 2.6 | 3.33 | 4.0 | V | |
| Threshold voltage | V _{CC} = 15V | 9.4 | 10.0 | 10.6 | 8.8 | 10.0 | 11.2 | V | |
| | $V_{CC} = 5V$ | 2.7 | 3.33 | 4.0 | 2.4 | 3.33 | 4.2 | V | |
| Threshold current3 | | | 30 | 250 | | 30 | 250 | nA | |
| Trigger voltage | V _{CC} = 15V | 4.8 | 5.0 | 5.2 | 4.5 | 5.0 | 5.6 | v | |
| | V _{CC} = 5V | 1.45 | 1.67 | 1.9 | 1.1 | 1.67 | 2.2 | v | |
| Trigger current | V _{TRIG} = 0V | | 0.5 | 0.9 | | 0.5 | 2.0 | μΑ | |
| Reset voltage5 | | 0.4 | 0.7 | 1.0 | 0.4 | 0.7 | 1.0 | ٧ | |
| Reset current | | | 0.1 | 0.4 | | 0.1 | 0.6 | mA | |
| Reset current | VRESET = 0V | | 0.4 | 1.0 | | 0.4 | 1.5 | mA | |
| Output voltage (low) | V _{CC} = 15V | | | | | | | | |
| | Isink = 10mA | | 0.1 | 0.15 | | 0.1 | 0.25 | V | |
| | Isink = 50mA | | 0.4 | 0.5 | | 0.4 | 0.75 | V | |
| | Isink = 100mA | | 2.0 | 2.25 | , | 2.0 | 3.2 | \ \ \ | |
| | Isink = 200mA | | 2.5 | | | 2.5 | | \ \ \ | |
| | V _{CC} = 5V | | | | | | | l | |
| | Isink = 8mA | | 0.1 | 0.2 | | 0.25 | 0.3 | V | |
| | Isink = 5mA | <u> </u> | 0.05 | 0.15 | | 0.15 | 0.25 | V | |
| Output voltage (high) | V _{CC} = 15V | | | | | | | | |
| | ISOURCE = 200mA | 40.0 | 12.5 | | | 12.5 | | V | |
| | I _{SOURCE} = 100mA V _{CC} = 5V | 13.0 | 13.3 | | 12.75 | 13.3 | | v | |
| | ISOURCE = 100mA | 3.0 | 3.3 | 1 | 2.75 | 3.3 | | l v | |
| Rise time of output | 333,132 | + | 100 | 200 | 2.,0 | 100 | 300 | ns | |
| Fall time of output | | | 100 | 200 | | 100 | 300 | ns | |
| Discharge leakage current | | | 20 | 100 | | 20 | 100 | nA | |
| Matching characteristics4 | | | | | | | | | |
| Initial accuracy2 | | | 0.5 | 1.0 | | 1.0 | 2.0 | % | |
| Drift with temperature | | | 10 | | | 10 | | ppm/° | |
| Drift with supply voltage | | | 0.1 | 0.2 | | 0.2 | 0.5 | %/V | |

NE/SA/SE556

NOTES

- 1. Supply current when output is high is typically 1.0mA less.
- 2. Tested at V_{CC} = 5V and V_{CC} = 15V.
- This will determine the maximum value of R_A + R_B. For 15V operation, the maximum total R = 10 meg-ohms, and for 5V operation, the max. total R = 3.4 meg-ohms.
- Matching charactristics refer to the difference between performance characteristics for each timer section in the monostable mode.
- 5. Specified with trigger input high.

TYPICAL PERFORMANCE CHARACTERISTICS



DESCRIPTION

The 556-1 Dual Monolithic timing circuit is a highly stable controller capable of producing accurate time delays or oscillation. The 556-1 is a dual 555. Timing is provided by an external resistor and capacitor for each timing function. The two timers operate independently of each other sharing only Vcc and ground. The circuits may be triggered and reset on falling waveforms. The output structures may sink or source 200mA.


APPLICATIONS

- Precision timing
- Sequential timing
- Pulse shaping
- Pulse snaping
 Pulse generator
- Missing pulse detector
- Tone burst generator
- · Pulse width modulation
- Time delay generator
- Frequency division
- Industrial controls
- Pulse position modulation
- Appliance timing
- Traffic light control
- Touch tone encoder


FEATURES

- Turn off time less than 2μS
- Maximum operating frequency greater than 500kHz
- Timing from microseconds to hours
- · Replaces two 555 timers
- Operates in both astable and monostable modes
- High output current
- · Adjustable duty cycle
- TTL compatible
- Temperature stability of 0.005% per °C


PIN CONFIGURATION



BLOCK DIAGRAM



EQUIVALENT SCHEMATIC (Shown for one circuit only)



NE/SA/SE556-1/SE556-1C

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | | |
|---|---------------------------------------|--------------|--|--|
| Supply voltage NE/SA556-1, SE556-1C | | | | |
| SE556-1 | +16 +18 | V | | |
| Power dissipation | 1.20 | w | | |
| Operating temperature range NE/SA556-1 SA556-1 SE556-1, SE556-1C | 0 to +70 -40 to +85 -55 to +125 | ဝိ ဝိဝိဝိ | | |
| Storage temperature range Lead temperature | -65 to +150 | °C | | |
| (soldering, 60 sec) | +300 | °C | | |

$\textbf{ELECTRICAL CHARACTERISTICS} \quad T_{A} = 25^{\circ}\text{C}, \ V_{CC} = +5\text{V to } +15\text{V unless otherwise specified}.$

| PARAMETER | TEST CONDITIONS | SE556-1 | | | NE5 | 1 | | |
|-------------------------------|--|---------|------|------|-------|------|------|--------|
| | | Min | Тур | Max | Min | Тур | Max | UNITS |
| Supply voltage | | 4.5 | | 18 | 4.5 | | 16 | ν |
| Supply current (low state)1 | V _{CC} = 5V R _L = ∞ | | 6 | 10 | | 6 | 12 | mA |
| | V _{CC} = 15V R _L ≈ ∞ | 1 | 20 | 24 | | 20 | 30 | mA |
| Timing error (monostable) | $R_A = 2k\Omega$ to $100k\Omega$ | | | | | | | |
| Initial accuracy2 | $C = 0.1 \mu F$ | | 0.5 | 1.5 | 1 | 0.75 | 3.0 | % |
| Drift with temperature | 1 | | 30 | 100 | | 50 | | ppm/°C |
| Drift with supply voltage | 1 | | 0.05 | 0.2 | } | 0.1 | 0.5 | %/V |
| Timing error (astable) | R_A , $R_B = 1k\Omega$ to $100k\Omega$ | Ī | | | | | | |
| Initial accuracy ² | $C = 0.1 \mu F$ | | 1.5 | | İ | 2.25 | | % |
| Drift with temperature | V _{CC} = 15V | | 90 | | | 150 | | ppm/°C |
| Drift with supply voltage | | | 0.15 | | | 0.3 | | %/V |
| Control voltage level | V _{CC} = 15V | 9.6 | 10.0 | 10.4 | 9.0 | 10.0 | 11.0 | l v |
| | $V_{CC} = 5V$ | 2.9 | 3.33 | 3.8 | 2.6 | 3.33 | 40 | V |
| Threshold voltage | V _{CC} = 15V | 9.4 | 10.0 | 10.6 | 8.8 | 10.0 | 11.2 | V |
| | V _{CC} = 5V | 2.7 | 3.33 | 4.0 | 2.4 | 3.33 | 4.2 | l v |
| Threshold current3 | | | 30 | 250 | | 30 | 250 | nA |
| Trigger voltage | V _{CC} = 15V | 4.8 | 5.0 | 5.2 | 4.5 | 5.0 | 5.6 | V |
| • | V _{CC} = 5V | 1.45 | 1.67 | 1.9 | 1.1 | 1.67 | 2.2 | v |
| Trigger current | V _{TRIG} = 0V | | 0.5 | 0.9 | | 0.5 | 2.0 | μΑ |
| Reset voltage5 | | 0.4 | 0.7 | 1.0 | 0.4 | 0.7 | 1.0 | V |
| Reset current | | | 0.1 | 0.4 | Ų | 0.1 | 0.6 | mA |
| Reset current | V _{RESET} = 0V | | 0.4 | 1.0 | | 0.4 | 1.5 | mA |
| Output voltage (low) | V _{CC} = 15V | † | | | | | | |
| , | Isink = 10mA | | 0.1 | 0.15 | | 0.1 | 0.25 | v |
| | Isink = 50mA | | 0.4 | 0.5 | | 0.4 | 0.75 | v |
| | Isink = 100mA | | 0.8 | 1.2 | | 2.0 | 2.5 | v |
| | ISINK = 200mA | | 2.5 | ,,,_ | | 2.5 | 2.0 | v |
| | V _{CC} = 5V | | | | | 2.0 | | • |
| | I _{SINK} = 8mA | | 0.1 | 0.2 | | 0.25 | 0.3 | v |
| | I _{SINK} = 5mA | | 0.05 | 0.15 | | 0.15 | 0.25 | v |
| Output voltage (high) | V _{CC} = 15V | - | | | | | | |
| | ISOURCE = 200mA | | 12.5 | | | 12.5 | | v |
| | ISOURCE = 100mA | 13.0 | 13.3 | | 12.75 | 13.3 | | v |
| | V _{CC} = 5V | 1 | | | | 10.0 | | , |
| | ISOURCE = 100mA | 3.0 | 3.3 | | 2.75 | 3.3 | | v |
| Turn off time6 | VRESET = VCC | | 0.5 | 2.0 | | 0.5 | | μs |
| Rise time of output | } | 1 . | 100 | 200 | | 100 | 300 | ns |
| Fall time of output | | | 100 | 200 | | 100 | 300 | ns |
| Discharge leakage current | | | 20 | 100 | | 20 | 100 | nA |
| Matching characteristics4 | | | | | | | | |
| Initial accuracy2 | | | 0.5 | 1.0 | | 1.0 | 2.0 | % |
| Drift with temperature | | 1 : | ±10 | | | ± 10 | | ppm/°C |
| Drift with supply voltage | 1 | 1 | 0.1 | 0.2 | | 0.2 | | , pp 0 |

NOTES


See following page

NE/SA/SE556-1/SE556-1C

NOTES

- 1. Supply current when output is high is typically 1.0mA less.
- 2. Tested at Vcc = 5V and Vcc = 15V.
- 3. This will determine the maximum value of $R_A + R_B$. For 15V operation, the maximum total R = 10 megohms, and for 5V operation, the max. total R = 3.4 megohms.
- Matching characteristics refer to the difference between performance characteristics for each timer section in the monostable mode.
 - . Specified with trigger input high.
- Time measured from a positive going input pulse from 0 to 0.8 V_{CC} into the threshold to the drop from high to low of the output. Trigger is tied to threshold.

TYPICAL CHARACTERISTICS



DESCRIPTION

The 558 Quad Timers are monolithic timing devices which can be used to produce four entirely independent timing functions. The 558 output sinks current. These highly stable, general purpose controllers can be used in a monostable mode to produce accurate time delays, from microseconds to hours. In the time delay mode of operation, the time is precisely controlled by one external resistor and one capacitor. A stable operation can be achieved by using two of the four timer sections.

The four timing sections in the 558 are edge triggered; therefore, when connected in tandem for sequential timing applications, no coupling capacitors are required. Output current capability of 100mA is provided in both devices.


FEATURES

- 100mA output current per section
- Edge triggered (no coupling capacitor)
- Output independent of trigger conditions
- Wide supply voltage range 4.5V to 18V
- Timer intervals from microseconds to hours
- Time period equals RC
- Military qualifications pending

APPLICATIONS

- Sequential timing
- Time delay generation
- Precision timing
- Industrial controls
- Quad one-shot


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | | |
|-------------------------------------|-------------|------|--|--|
| Supply voltage | | | | |
| NE/SA558 | +16 | l v | | |
| SE558 | +18 | v | | |
| Power dissipation | 1.25 | w | | |
| Operating temperature range | 1 | | | |
| NE558 | 0 to +70 | °C | | |
| SA558 | -40 to +85 | ۰c | | |
| SE558 | -55 to +125 | °C | | |
| Storage temperature range | -65 to +150 | °C | | |
| Lead temperature (soldering, 60sec) | +300 | °C | | |

558 EQUIVALENT CIRCUIT



QUAD TIMER

NE/SA/SE558

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V unless otherwise specified.

| PARAMETER | TEST CONDITIONS | SE558 | | | NE/SA558 | | | |
|---|--|-------|-------------------|------------|----------|-----------------|------------|--------------------|
| | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Supply voltage | | 4.5 | | 18 | 4.5 | | 16 | V |
| Supply current | V _{CC} = Reset = 15V | | 21 | 32 | | 27 | 36 | mA |
| Timing accuracy (T = RC) | $R = 2k\Omega \text{ to } 100k\Omega$ $C = 1\mu\text{F}$ | | | | | | | |
| Initial accuracy Drift with temperature Drift with supply voltage | | | 1.0 150 0.1 | 3 | | 2 150 0.1 | | % ppm/°C %/V |
| Trigger voltage ¹ Trigger current | V _{CC} = 15V Trigger = 0V | 0.8 | 1.5 5 | 2.4 30 | 0.8 | 1.5 5 | 2.4 100 | V μA |
| Reset voltage ² Reset current | Reset | 0.8 | 1.5 50 | 2.4 300 | 0.8 | 1.5 50 | 2.4 | V μA |
| Threshold voltage Threshold leakage | | | 0.63 15 | | | 0.63 15 | | xVcc nA |
| Output voltage ³ | I _L = 10mA I _L = 100mA | | 0.1 0.7 | 0.2 1.5 | | 0.1 1.0 | 0.4 2.0 | V V |
| Output leakage | | | 10 | | | 10 | | nA |
| Propagation delay | | | 1.0 | | | 1.0 | | μS |
| Risetime of output Falltime of output | I _L = 100mA I _L = 100mA | | 100 100 | | | 100 100 | | ns ns |

NOTES

The trigger functions only on the falling edge of the trigger pulse only after previously being high. After reset the trigger must be brought high and then low to implement triggering.

For reset below 0.8 volts, outputs set low and trigger inhibited. For reset above 2.4 volts, trigger enabled.

The 558 output structure is open collector which requires a pull up resistor to Vcc to sink current. The output is normally low sinking current.

Section 6 Power Controllers

6

INDEX

| Section 6 — Power Controllers | | |
|-------------------------------|--|-----|
| Index | 6 | j-1 |
| Symbols and Definitions | | -3 |
| Product Data | 6 | -5 |
| NE/SE5560 | Switched-Mode Power Supply Controller | |
| NE/SE5561 | Switched-Mode Power Supply Controller 6- | |
| SG1524/2524/3524 | Regulating Pulse Width Modulator | |
| uA723/723C/SA723C | Precision Voltage Regulator 6- | |



VOLTAGE REGULATOR—SYMBOLS AND DEFINITIONS

TA

Ambient temperature range. Range of the surrounding environment of the operating device.

T_{J}

Junction Temperature. The maximum temperature of the device. 150°C is standard for silicon devices.

TSTG

Storage temperature range. Temperature range that the device can be stored in a non-operating condition.

TSOLD

Soldering Temperature. The temperature which can be applied to the lead frame of the device for short periods of time (normally specified for a duration of 10 sec).

Truth Tables

0 is logic level low

1 is logic level high

X - don't care condition - has no effect under circuit conditions listed.

Absolute Maximum Rating

Operating safe zones exceeding these limits could cause permanent damage to the device and are not meant to imply that devices can operate at these limits.

Power Dissipation

The power that the device can safely handle at 25°C. The dissipation must be derated as indicated for the individual package type.

Package Type Designation

See full package designations in Appendix.

VCC (-VCC)

Supply Voltage. The range of power supply voltage over which the device will operate safely.

Line Regulation

Sometimes referred to as "static regulation". This term refers to the changes in the output as the input is varied slowly from its rated minimum value to its rated maximum value (from 105 VAC_{RMS} to 125 VAC_{RMS}). Measured in mv/V.

Load Regulation

Sometimes referred to as "dynamic regulation". This term refers to the changes in the output when load conditions are suddenly changed (from no load to full load). Measured in mv/V.

Thermal Regulation

Referred to as changes due to ambient variations or thermal drift. Also referred to as temperature coefficient, measured in ppm/ $^{\circ}$ C or my/ $^{\circ}$ C.

Transient Response

The ability of a regulator to respond to rapid changes in line variations, load variations, or intermittent transient input conditions. (Transient Response is often referred to as "recovery time"). Measured in milliseconds (ms).

Voltage Limiting

The ability of the regulator to "shut down" in the event that the internal reference sources fail to function properly. Measured in Volts.

Current Limiting

The ability of the amplified segment to limit the output current of the device when safe operating limits are exceeded. Measured in amperes (pre-determined).

Thermal Shutdown

The ability of the regulator to shut itself down when the maximum die temperature is exceeded. Measured in degrees Celsius (C).

Power Dissipation

The ability of the regulator to tolerate excessively high levels of input power while maintaining its operation within the safe operating area of its active devices. Measured in watts.

Efficiency

Regarding a regulator, the ratio of the total power input to the usable power output. Expressed as a percentage. (For example, if a regulator has a 50 watt input and a 40 watt output, its efficiency is 80 percent).

EMI/RFI

("Electromagnetic Interference/Radio Frequency Interference") regarding regulators, magnetic field disturbance and radio frequency interference signals generated especially by SMPS devices. Measurement is generally unspecified.

Safe Operating Area Restriction (SOAR)

Limits the output current of the amplifier to maintain safe (no thermal runaway) operating conditions. (Accomplished through internal sensor amplifiers).

NOTE

Refer to Section 4 of Analog Applications Manual for an in-depth explanation of Voltage Regulators




DESCRIPTION

The NE/SE5560 is a control circuit for use in switched mode power supplies. This single monolithic chip incorporates all the control and housekeeping (protection) functions required in switched mode power supplies, including an internal temperature compensated reference source, internal Zener reference, sawtooth generator, pulse width modulator, output stage and various protection circuits.

FEATURES

- Stabilized power supply
- Temperature compensated reference
- source
- Sawtooth generator
- · Pulse width modulator
- · Remote on/off switching
- Current limiting
- · Low supply voltage protection
- Loop fault protection
- Demagnetization/overvoltage protection
- · Maximum duty cycle adjustment
- Feed forward control
- External synchronization


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---------------------------------|-------------|------|
| Supply | | |
| Voltage sourced | + 18 | V |
| Current sourced | 30 | mA |
| Output transistor | | |
| Output current | 40 | mA |
| Collector voltage (Pin 15) | +18 | V |
| Max. emitter voltage (Pin 14) | +5 | v |
| Operating temperature (ambient) | , , , | |
| SE5560 | -55 to +125 | °C |
| NE5560 | 0 to 70 | °Č |
| Storage temperature range | -65 to +150 | °Č |

BLOCK DIAGRAM



SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

NE/SE5560

DC ELECTRICAL CHARACTERISTICS ($T_A = 25^{\circ}C$, $V_{CC} = 12V$ unless otherwise specified)

| DARAMETER | TEST CONTENTIONS | | SE5560 | | | NE5560 | | UNIT |
|--|--------------------------|------------------|----------------|-------|-------|----------------|------------------|----------|
| PARAMETER | TEST CONDITIONS | Min. | Тур. | Max. | Min. | Тур. | Max. | |
| Reference Sections | Over temp. | 3.65 | | 3.85 | 3.53 | | 4.00 | V |
| Internal reference voltage (V _{ref}) | 25°C | 3.69 | 3.76 | 3.81 | 3.57 | 3.76 | 3.95 | V |
| Internal Zener reference (V _Z) | I _L = 7mA | 7.8 | 8.4 | 9.0 | 7.8 | 8.4 | 9.0 | V |
| Oscillator Section | | | | | | | | |
| Frequency range | Over temp. | 50 | | 100k | 50 | | 100k | Hz |
| Modulator | | | | | | | | |
| Modulator input current | Voltage at Pin 5 = 1V | | 0.2 | 20 | | 0.2 | 20 | μA |
| | over temp. | | , | | | | | |
| Housekeeping Function | | | | | | | | |
| *Pin 6, input current | Over temp. | | 0.2 | 20 | | 0.2 | 20 | μΑ |
| *Pin 6, duty cycle limit control | (for 50% maximum | 40 | 50 | 60 | 40 | 50 | 60 | % (|
| | duty cycle) 15kHz to | | | | | | | dut |
| | 50kHz/41% of Vz | | | | | | | cyc |
| *Pin 1, low supply voltage | | V _Z + | Vz+ | Vz+ | Vz+ | Vz+ | V _Z + | V |
| protection thresholds | | 0.2 | 7V | 1.7V | 0.2 | 7∨ | 1.7V | |
| *Pin 3, feedback loop protection | | 470 | 600 | 720 | 470 | 600 | 720 | m\ |
| trip threshold | | | | | | | | |
| *Pin 3, pull up current | Over temp. | | -15 | -35 | | 15 | -35 | μΑ |
| *Pin 13, demagnetization/over | | 470 | 600 | 720 | 470 | 600 | 720 | m/ |
| voltage protection trip on | | | | | | | | |
| threshold | | | | | | | | |
| *Pin 13, input current | 25°C | | 0.6 | 10 | | 0.6 | 10 | μΑ |
| | Over temp. | | | 20 | | | 20 | μΑ |
| Pin 16, feed forward duty | Voltage at Pin 16 = 2VZ | | 0.4 | | | 0.4 | | origii |
| cycle ² control | Toniago at t iii is = 12 | | | | | | | dut |
| 5, 5,5 | į į | | | | | | _ | cycl |
| *Pin 16, feed forward input | 25°C | | 0.2 | 5 | | 0.2 | 5 | μΑ |
| current | Over temp. | | | 10 | | | 10 | μΑ |
| External Synchronization | | | | | | | | |
| Pin 9 off | | 0 | | 0.8 | 0 | | 0.8 | V |
| on | | 2 | | ٧z | 2 | | ٧z | V |
| sink current | Voltage at Pin 9 = 0V, | | | | | | 405 | ١. |
| | 25°C | | -65 | -100 | | -65 | -125 | μA |
| | Over temp. | | | - 125 | | | - 125 | μΑ |
| Remote | | | | | _ | | | ١,, |
| *Pin 10 off | | 0 | 0.8 | | 0 | 0.8 | | l y |
| on | | 2 | V _Z | | 2 | V _Z | 405 | l v |
| sink current | 25°C | | -85 | -100 | | -85 | -125 | μΑ |
| | Over temp. | | | -125 | | | -125 | μΑ |
| Current Limiting | | | ļ | | | | | |
| *Pin 11, I _{IN} | Voltage at Pin 11 = | | | | ļ | | | ١. |
| | 250mV, 25°C | | -2 | -10 | } | -2 | -10 | μΑ |
| | Over temp. |] | | -20 | | 1 | 1 - | |
| Trip Levels: | | 0.500 | | 0.700 | 0.500 | 0.000 | 0.700 | |
| Shut down, slow start | | 0.560 | 0.600 | 0.700 | 0.560 | 0.600 | 0.700 | \ \v |
| Current limit | | 0.400 | 0.48 | 0.500 | 0.400 | 0.48 | 0.500 | ├ |
| Error Amplifier | 1 | | | | | 1 | | ,, |
| Output voltage swing (maximum) | | 6.2 | 1 | ,, | 6.2 | 0.7 | | l v |
| Output voltage swing (minimum) | 1 | | 00 | 0.7 | ļ | 0.7 | | V |
| Open loop gain | 1 | 101. | 60 | 104 | | 60 | | dE |
| Feedback resistor | | 10k | | 10k | | 3 | | Ω MH |
| Small signal bandwidth | | <u> </u> | 3 | | | 3 | L | IVI |
| Output Stage | | | | | | | | 1 |
| $V_{CE}(SAT)I_{C} = 40mA$ | [| | | 0.5 | | 0.5 | | V |
| Output Current (Pin 15) | 1 | 40 | | | 40 | | | m. |
| Max emitter voltage (Pin 14) | | 5 | 6 | | 5 | 6 | | l v |
| | | | | | | | | ' |
| | | | | | | | | |

SWITCHED-MODE POWER SUPPLY CONTROL CIRCUIT

NE/SE5560


DC ELECTRICAL CHARACTERISTICS (Continued)


| | | | SE5560 | | | NE5560 | | |
|---|---|------|--------|------|------|-------------|------|-------|
| PARAMETER | TEST CONDITIONS | Min. | Тур. | Max. | Min. | Тур. | Max. | TINU |
| Supply Voltage/Current | | | | | | | | |
| I _{CC} | $I_Z = 0$, voltage fed, | | | | | | | |
| | V _{CC} = 12V, | - | | | | | | |
| | 25°C | | | 10 | | | 10 | mA |
| | Over temp. | | | 15 | | | 15 | mA |
| Vcc | $I_{CC} = 10 \text{mA},$ | ļ | | | | | | |
| | current feed | 20 | | 23 | 19 | 1 1 | 24 | V |
| V _{CC} | $I_{CC} = 30 \text{mA},$ | | 1 | | | l | | |
| Tomporature acofficient of V | current feed | 20 | | 30 | 20 | | 30 | V |
| Temperature coefficient of V _{ref} Temperature coefficient of V ₇ | | | +75 | | | +75 | | ppm/° |
| Initial accuracy | $R = 5k\Omega$ | | + 150 | | | +150 | | ppm/° |
| Duty cycle range¹ | | _ | 5 | | _ | 5 | | % |
| Single pulse inhibit delay | fo = 20kHz | 0 | اما | 98 | 0 | ! | 98 | % |
| omgre pulse illimott delay | Inhibit delay time for 20% overdrive at 40mA I _{OUT} | | 0.7 | 8.0 | | 0.7 | 8.0 | μS |

ERROR AMPLIFIER


6


TYPICAL PERFORMANCE CHARACTERISTICS






TYPICAL PERFORMANCE CHARACTERISTICS (continued)







POWER DERATING CURVE




NE5560 VOLTAGE/CURRENT FED SUPPLY CHARACTERISTICS




REGULATION VS ERROR AMP CLOSED LOOP GAIN



TRANSFER CURVE OF PULSE WIDTH MODULATOR DUTY CYCLE vs INPUT VOLTAGE



TYPICAL PERFORMANCE CHARACTERISTICS (continued)



DESCRIPTION of the NE5560 BLOCK DIAGRAM

The following functions are incorporated:

- A temperature compensated reference source.
- An error amplifier with pin 3 as input. The output is connected to pin 4 so that the gain is adjustable with external resistors.
- A sawtooth generator with a TTL-compatible synchronization input (pins 7, 8, 9).
- A pulse-width modulator with a dutycycle range from 0 to 95%.

The PWM has two additional inputs:

Pin 6 can be used for a precise setting of d max.

Pin 5 gives a direct access to the modulator, allowing for real constant current operation:

- A gate at the output of the PWM provides a simple dynamic current limit.
- A latch that is set by the flyback of the sawtooth and reset by the output pulse of the above-mentioned gate prohibits double pulsing.
- Another latch functions as a start-stop circuit; it provides a fast switch-off and a slow start.
- A current protection circuit that operates via the start-stop circuit. This is a combined function with the current

limit circuit, therefore pin 11 has two trip-on levels; the lower one for cycleby-cycle current limiting, the upper one for current protection by means of switch-off and slow-start.

- A TTL-compatible remote on/off input at pin 10, also operating via the startstop circuit.
- An inhibit input at pin 13. The output pulse can be inhibited immediately.
- An output gate that is commanded by the latches and the inhibit circuit.
- An output transistor of which both the collector (pin 15) and the emitter (pin 14) are externally available. This allows for normal or inverse output pulses.
- A power supply that can be either voltage or current driven (pins 1 and 12).
 The internally generated stabilized output voltage V_Z is connected to pin 2.
- A special function is the so-called feedforward at pin 16. The amplitude of the sawtooth generator is modulated in such a way that the duty cycle becomes inversely proportional to the voltage on this pin: d~C/V16.
- Loop fault protection circuits assure that the duty-cycle is reduced to zero or a low value for open or short-circuited feedback loops.

Stabilized Power Supply (Pins 1, 2, 12)

The power supply of the NE5560 is of the well known series regulation type and provides a stablized output voltage of typically 8.5 volts.

This voltage V_Z is also present at pin 2 and can be used for precise setting of δ max. and to supply external circuitry. Its maximum current capability is 5mA.

The circuit can be fed directly from a DC voltage source between 10.5V and 18V or can be current driven via a limiting resistor. In the latter case, internal pinch-off resistors will limit the maximum supply voltage; typical 23V for 10mA and maximum 30V for 30mA.

The low supply voltage protection is active when V(1-12) is below 10.5V and inhibits the output pulse.

When the supply voltage surpasses the 10.5V level, the IC starts delivering output pulses via the slow-start function.

The current consumption at 12V is less than 10mA, provided that no current is drawn from V_Z and $R(7-12) \ge 20k\Omega$.

6

DESCRIPTION

The NE5561/SE5561 is a control circuit for use in switched mode power supplies. It contains an internal temperature compensated supply, PWM, sawtooth oscillator, over-current sense latch, and output stage. The device is intended for low cost SMPS applications where extensive housekeeping functions are not required.


FEATURES

- . Micro-miniature (D) package
- Pulse-width modulator
- . Current limiting (cycle by cycle)
- · Sawtooth generator
- . Stabilized power supply
- . Double pulse protection
- Internal temperature compensated reference

APPLICATIONS

- · Switch mode power supplies
- D/C motor controller inverter
- DC/DC converter


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---------------------------------------|---------------|------|
| Supply voltage, V _S | 18 | ٧ |
| Output Current | 40 | mA |
| Output duty cycle | 98 | % |
| Max total power dissipation | 0.75 | w |
| Operating temperature range NE5561 | 0 to 70 | °C |
| SE5561 | - 55 to + 125 | °C |


BLOCK DIAGRAM



NE/SE5561

DC ELECTRICAL CHARACTERISTICS $V_S = 12V$, $T_A = 25$ °C unless otherwise specified

| SYMBOL AND PARAMETER | TEST CONDIT | IONE | | SE5561 | | | NE5561 | | UNIT |
|---|------------------------------------|-------------------------|---------|--------|--------------|------|--------|--------------|----------------|
| OTHEODE AND PARAMETER | TEST CONDITIONS | | Min Typ | | Max | Min | Тур | Max | UNII |
| OSCILLATOR SECTION: Frequency range | Over tem |) | 50 | | 100k | - 50 | | 100k | Hz |
| Initial accuracy | | . [| | 12 | | | 12 | | % |
| Duty cycle range | f _o = 20kH: | , | 0 | | 98 | 0 | | 98 | % |
| REFERENCE SECTION: V _{REF} , Internal ref voltage | | Over temp | 3.65 | | 3.88 | 3.55 | | 3.98 | V |
| ner, men in in in in in in in in in in in in in | | T _A = 25°C | 3.69 | 3.75 | 3.84 | 3.57 | 3.75 | 3.96 | V |
| V _Z , internal zener ref | 1 7m A | | 7.8 | 8.2 | 8.8 | 7.8 | 8.2 | 8.8 | V |
| Temp coefficient of V _{REF} | I _L = 7mA | | | 100 | | | 100 | | ppm/°C |
| Temp coefficient of V _Z | | | | - 175 | | | - 175 | | ppm/°C |
| CURRENT LIMITING (IIN) | Pin 6 = 250mV | T _A = 25°C | | - 2 | - 10 | | - 2 | - 10 | μΑ |
| | PIN 6 = 250MV | Over temp | | | - 20 | | | - 20 | μΑ |
| Single pulse inhibit delay | Inhibit delay time for | I _{OUT} = 40mA | | 0.7 | 0.8 | | 0.7 | 0.8 | μS |
| Single pulse milibit delay | 20% overdrive at | I _{OUT} = 20mA | | 0.88 | 1.10 | | 0.88 | 1.10 | μS |
| Current limit trip level | | | .400 | .500 | .600 | .400 | .500 | .600 | V |
| ERROR AMPLIFIER: Open loop gain | | | | 60 | | | 60 | | dB |
| Feedback resistor | | | 10k | | | 10k | | | Ω |
| Small signal bandwidth | | | | 3 | | | 3 | | MHz |
| Output voltage swing (pos) | | | 6.2 | | | 6.2 | T | | V |
| Output voltage swing (neg) | | | | | 0.7 | | | 0.7 | V |
| OUTPUT STAGE: Output current | | Over temp | 20 | | | 20 | | • | mA |
| V _{ce} Sat | I _C = 20mA | Over temp | | | 0.4 | | 1 | 0.4 | V |
| SUPPLY VOLTAGE/CURRENT: | | | | | | | | | - |
| I _S | I _Z = 0, voltage fed | T _A = 25 °C | | | 10.0 13.0 | | | 10.0 13.0 | mA mA |
| V _S | I _S = 10mA, curre | L | 20.0 | 21.0 | 22.0 | 19.0 | 21.0 | 24.0 | + ''' <u>`</u> |






Figure 1

TRANSFER CURVE OF PULSE-WIDTH MODULATOR DUTY CYCLE VS INPUT VOLTAGE







Figure 2







NE5561 Start-Up

The start-up, or initial turn on, of this device requires some degree of external protective duty cycle limiting to prevent the duty cycle from initially going to the extreme maximum $(\delta > 90\%)$. Either overcurrent limit or slow start circuitry must be employed to limit duty cycle to a safe value during start-up. Both may be used if desired.

To implement slow-start, the circuit of Figure 5b can be used. The divider R1 and R2 sets a voltage, buffered by Q1, such that the output of the error amplifier is clamped to a maximum output voltage, (Figure 5a) thereby limiting the maximum duty cycle. The addition of capacitor C will cause this voltage to ramp up slowly when power is applied, causing the duty cycle to ramp up simultaneously.

Over-current limit may be used also. To limit duty cycle in this mode, the switch current is monitored at pin 6 and the output of the 5561 is disabled on a cycle by cycle basis when current reaches the programmed limit. With current limit control of slow-start, the duty cycle is limited to that value just allowing maximum switch current to flow. (Approximately 0.50V measured at pin 6.)

5V, 0.5A Buck Regulator Operates from 15V

The converter design shows how simple it is to derive a TTL supply from a system supply of 15V (see Figure 6). The NE5561 drives a 2N4920 PNP transistor directly to provide switching current to the inductor.

Overall line regulation is excellent and covers a range of 12V to 18V with minimal change (< 10 mV) in the output operating at full load.

As with all NE5561 circuits, the auxiliary slow start and δ_{max} circuit is required, as evidenced by Q1. The δ_{max} limit may be calculated by using the relationship (Figure 5a, b).

$$\frac{R2}{R1 + R2} (8.2V) = V\delta_{(max)}$$

The maximum duty cycle is then determined from the pulse-width modulator transfer graph (see Figure 5a), and R1, R2 are defined from the desired conditions.

NE/SE5561

NE5561 Boost Converter with Output Variable (18V to 30V, 0,2A)


The circuit shown uses the NE5561 SMPS controller in a non-isolated boost converter operating from a 15V line. The addition of three transistors and one diode is necessary to complete the design (see Figure 7).

Operation is as follows. Q1 is a combination slow start and max duty cycle limit transistor. When power is first applied to the circuit, C7 in a discharged state begins to charge toward the divider voltage, Vδ. This $V_{\delta} + V_{BE}$ controls the voltage on pin 4, the error amp output, causing the duty cycle to be limited initially to δ_0 , then to gradually approach its normal operating range, δ . The base divider is fed from V_7 . which is nominally 8.2V.

Output regulation starts at the error amplifier, with gain set by R2 (adj) and R5 combination. The error amp is stable for closed loop gain in excess of 40 dB (X100), for which the regulation will be approximately 1%. C4 is added to the output to insure stability at gain below 40 dB. C4 creates a dominant pole at approximately 1 kHz, descending at 6 dB per octave to unity near 1 MHz. Input to the error amplifier is referenced to 3.76V and must reach this reference level for the output of the NE5561 to be active. Output voltage is then the quantity. (DR) 3.7V

If R2 ratio is, for instance, 10:1, the output will be = 37V. If the ratio is 5:1, the output will be \approx 18.5V, etc.

Output to Q2 base is a square wave of variable duty cycle as determined by load demand. The internal transistor is open collector and must have a pull-up resistance, in this application the base circuit of Q2. The duty cycle δ is a fraction between 0 and 1. The actual on-time is proportional then to δ • T, where T is the period of the free-running frequency of the sawtooth generator internal the NE5561. Frequency is set by the RC combination, R7 . C5 with charging current supplied from V₇ (8.2V). The stabilizing effect of the internal zener supply gives a constant frequency. The sawtooth waveform is related to duty cycle as shown below.




(V7 NOT TO SCALE)

Q3 is switched on during the saturated portion of the output waveform from pin 7 of the NE5561, termed δ , and is switched off during the remainder of the cycle $(1-\delta)$.

The sawtooth frequency is set at approximately 22 kHz in this example. The NE5561 is capable of operation to 100 kHz, however.

Pin 6 of the NE5561 operates an overcurrent protective feature which resets the output on pin 7 if the instantaneous pin 6 voltage exceeds 0.50V. In this case, R8 determines the peak current of Q3 emitter circuit prior to shutdown. The operation of the over-current circuit is on a pulse to pulse basis, returning to normal as soon as the pin 6 voltage falls below 0.50V. As is noted, a small degree of filtering is needed to eliminate short switching transient, allowing only the primary current waveform to be sensed.

Switching circuit operation proceeds as follows. Q3 turns on, causing magnetization current to begin increasing in L1, the switching inductor. After initial start up, C3 is charged to the output, thus with Q3 on, Diode D1 is reverse biased and does not conduct during the duty cycle, δ . C3, the output capacitor, sustains the full load current during this part of the cycle. When Q3 turns off, the magnetic field energy previously stored in L1 is discharged through



6-13

NE/SE5561

D1 now forward biased. The output capacitor is incrementally charged, restoring its depleted voltage. The ripple voltage is a function of the size of C3 and its internal resistance. For minimum ripple, a low ESR (Equivalent Series Resistance) capacitor must be used, since previously mentioned peak load current flows in C3.

Single Transistor 100V, 250 mA Buck Converter


With a single 15V zener diode to limit package dissipation, the NE5561 controller may be operated directly from the rectified AC line. The following example shows the simplicity of such a converter which is capable of a nominal 100V output (see Figure 9). A base drive transformer is used to gain high voltage isolation between the NE5561 and the switching transistor, and to provide adequate base drive. A low power PNP transistor is used in an auxilliary slow


start and duty cycle limiting circuit to prevent over-excitation (Q1).

Operation is as follows. Drive from the NE5561 output is fed to the primary of T1, base drive transformer, with a pulse-width modulated signal causing Q2 (BU407) to switch current to inductor, L1. As the current builds up, energy is stored in L1, coincident with the saturation period (δ) of the NE5561 output stage. During this period, current also flows through L1 to C_0 and the load. When Q2 cuts off, the choke field collapses and D1 conducts as the load is sustained by the inductor-stored energy.

V_{OUT} is sampled by the divider R7 and R8, rising until the junction of the divider is forced to 3.75V. Load variations are thus translated to duty cycle variations to maintain constant voltage at the output. The measured efficiency at 0.5A load is in excess of 72%. Line regulation is good from approximately 93V to 120V.

The base current waveform driving Q2 is shown in Figure 8. This indicates that the BU407 base current rises initially to 60 mA to obtain fast turn-on, then settles to about 40 mA for the remainder of the duty cycle, δ . Reverse biasing of the emitter-base junction occurs to enhance turn-off.





NE/SE5561

Snubber networks are necessary, as shown across Q2 and commutation diode, D1, to prevent component failure during fast switching. It is critical that these networks be placed physically adjacent to the respective components they protect, and that low inductance capacitors and resistors be used as snubbers (ceramic or dura mica caps and carbon resistors).

The base drive transformer is constructed using a Ferroxcube 2616-3C8 core, with primary of 120 turns of #26 wire, and 20 turns of #26 on secondary. The primary is wound in a simple solenoidal manner, first on the bobbin, followed by a layer of mylar tape to provide voltage isolation. Next, the secondary winding is added. Primary inductance measures 45 mH with a leakage inductance of 120 μH . It is important to have sufficient primary inductance to prevent excessive droop in base drive current. Also, leakage reactance must be kept reasonably low to minimize ringing.

DC Motor Drive with Fixed Speed Control

The circuit shown in Figure 10b incorporates a simple switch mode approach to DC


motor control, which is efficient and free of the dissipation problems inherent in linear drives. The NE5561 provides pulse proportional drive and speed control based on DC tachometer feedback. A simple switching circuit consisting of one transistor (2N4920 PNP) and a commutation diode is used to deliver programmed pulse energy to the motor.


A frequency of approximately 20 kHz is used to eliminate audio noise present in some switching drives. The DC tach in this example delivers 2.7V/1000 RPM. Its output is such that negative feedback occurs when this voltage is applied to the error amplifier of the NE5561, pin 3, through a suitable divider. Note that the voltage to pin 3 must be 3.75V in order to obtain servo lock. Thus, the divider from the tach output must be appropriate to maintain the proper ratio for speed control to occur.

As shown in the waveform photo (Figure 10a), duty cycle varies directly with load torque demand. No load current is = 0.3A and full load is 0.6A. Current and voltage waveforms at 0.6A are shown in Figure 10. If desired, torque limiting may be set by feed-

ing a derivative of motor return current back to pin 6 of the NE5561.

Operating range is 12V to 18V input for a tach output nominal variation of less than 20 mV, and approximately 4.35V for the divider values shown. The motor is a Globe 100A 565 rated at 12V DC.





REGULATING PULSE WIDTH MODULATOR


DESCRIPTION

This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included in a 16-pin dual-in-line package is the voltage reference, error-amplifier, oscillator, pulse width modulator, pulse steering flip-flop, dual alternating output switches and current limiting and shut-down circuitry. This device can be used for switching regulators of either polarity, transformer coupled DC to DC converters, transformeriess voltage doublers and polarity converters, as well as other power control applications. The SG1524 is specified for operation over the full military temperature range of -55°C to +125°C, while the SG2524 and SG3524 are designed for commercial applications of 0°C to +70°C.

FEATURES

- Complete PWM power control circuitry
- · Single ended or push-pull outputs
- . Line and load regulation of 0.2%
- 1% maximum temperature variation
- Total supply current is less than 10mA
- Operation beyond 100kHz


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------|-------------|-------|
| Input voltage | 40 | ٧ |
| Output current (each output) | 100 | mA |
| Reference output current | 50 | mA |
| Oscillator charging current | 5 | mA |
| Power dissipation | | |
| Package limitation | 1000 | mW |
| Derate above 25°C | 8 | mW/°C |
| Operating temperature range | | |
| SG1524 | -55 to +125 | l °c |
| SG2524/SG3524 | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °C |

BLOCK DIAGRAM



REGULATING PULSE WIDTH MODULATOR

SG1524/SG2524/SG3524

DC ELECTRICAL CHARACTERISTICS (Unless otherwise stated, these specifications apply for T_A = -55°C to +125°C for the SG1524 and 0°C to +70°C for the SG2524 and SG3524, V_{IN} = 20V, and f = 20kHz)


| | | SG1 | 524 SG | 2524 | SG3524 | | | |
|---|---|----------|--------|--|--------|-----|----------|--------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| REFERENCE SECTION | | | | | | | | |
| Output voltage | | 4.8 | 5.0 | 5.2 | 4.6 | 5.0 | 5.4 | v |
| Line regulation | V _{IN} = 8 to 40V | | 10 | 20 | | 10 | 30 | mV |
| Load regulation | IL = 0 to 20mA | | 20 | 50 | | 20 | 50 | mV |
| Ripple rejection | f = 120Hz, T _A = 25°C | | 66 | | | 66 | | dB. |
| Short circuit current limit | V _{REF} = 0, T _A = 25°C | | 100 | | | 100 | | mA |
| Temperature stability | Over operating temperature range | | 0.3 | 1 | | 0.3 | 1 | % |
| Long term stability | T _A = 25°C | | 20 | | | 20 | | mV/kHr |
| OSCILLATOR SECTION | | | | | | | † — — | |
| Maximum frequency | $C_T = .001 \text{ mfd}, R_T = 2k\Omega$ | | 300 | | | 300 | | kHz |
| Initial accuracy | RT and CT constant | <u> </u> | 5 | | | 5 | | % |
| Voltage stability | V _{IN} = 8 to 40V, T _A = 25°C | | | 1 | | | 1 | . % |
| Temperature stability | Over operating temperature range | | | | | | 2 | % |
| Output amplitude | Pin 3, T _A = 25°C | | 3.5 | | | 3.5 | | VP |
| Output pulse width | C _T = .01 mfd, T _A = 25°C | | 0.5 | 1 | | 0.5 | | μs |
| ERROR AMPLIFIER SECTION | | † | | | | | † | |
| Input offset voltage | V _{CM} ≈ 2.5V | | 0.5 | 5 | | 2 | 10 | m∨ |
| Input bias current | V _{CM} = 2.5V | | 2 | 20 | | 2 | 10 | μА |
| Open loop voltage gain | | 72 | 80 | | 60 | 80 | | dB |
| Common mode voltage | T _A = 25°C | 1.8 | | 3.4 | 1.8 | | 3.4 | v |
| Common mode rejection ratio | T _A = 25°C | | 70 | | | 70 | | dB |
| Small signal bandwidth | A _V = 0dB, T _A = 25°C | | 3 | | | 3 | | MHz |
| Output voltage | T _A = 25°C | 0.5 | | 3.8 | 0.5 | | 3.8 | v |
| COMPARATOR SECTION | | | | | | | | |
| Duty cycle | % each output "ON" | 0 | | 45 | 0 | | 45 | % |
| Input threshold | Zero duty cycle | | 1 | | | 1 | | v |
| Input threshold | Maximum duty cycle | | 3.5 | | | 3.5 | | V |
| Input bias current | | | 1 | | | 1 | | μΑ |
| CURRENT LIMITING SECTION | | | | | | | | |
| Sense voltage | Pin 9 = 2V with error amplifier | | | | | | | |
| 0 | set for maximum out, T _A = 25°C | 190 | 200 | 210 | 180 | 200 | 220 | mV |
| Sense voltage T.C. | | ļ | 0.2 | | | 0.2 | | mV/°C |
| Common mode voltage | | -1 | | +1 | -1 | | +1 | V |
| OUTPUT SECTION (each output) Collector-emitter voltage | | | 1 | | | | | |
| (breakdown) | | 40 | | | 40 | | | V, |
| Collector-leakage current | V _{CE} = 40V | | 0.1 | 50 | | 0.1 | 50 | μΑ |
| Saturation voltage | I _C = 50mA | | 1 | 2 | | 1 | 2 | V |
| Emitter output voltage | V _{IN} = 20V | 17 | 18 | | 17 | 18 | · · | v |

SG1524/SG2524/SG3524

DC ELECTRICAL CHARACTERISTICS (Cont'd)

(Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the SG1524 and 0°C to $+70^{\circ}C$ for the SG2524 and SG3524, $V_{IN} = 20V$, and f = 20kHz)

| | TEST CONDITIONS | SG1524 SG2524 | | | SG3524 | | | |
|--|--|---------------|-----|------|--------|-----|-----|------|
| PARAMETER | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Rise time | R _C = 2K ohm, T _A = 25°C | | 0.2 | | | 0.2 | | με |
| Fall time | R _C = 2K ohm, T _A = 25°C | | 0.1 | | | 0.1 | | μs |
| TOTAL STANDBY CURRENT (excluding oscillator charging current, error and current limit dividers, and with outputs open) | V _{IN} = 40V | | 8 | . 10 | | 8 | 10 | mA |




APPLICATIONS

Voltage Reference

An internal series regulator provides a nominal 5 volt output which is used both to generate a reference voltage and is the regulated source for all the internal timing and controlling circuitry. This regulator may be bypassed for operation from a fixed 5 volt supply by connecting pins 15 and 16 together to the input voltage. In this configuration, the maximum input voltage is 6.0 volts.


This reference regulator may be used as a 5 volt source for other circuitry. It will provide up to 50mA of current itself and can easily be expanded to higher currents with an external PNP as shown in Figure 1.

TYPICAL APPLICATION



REGULATING PULSE WIDTH MODULATOR

SG1524/SG2524/SG3524



Oscillator

The oscillator in the SG1524 uses an external resistor (R_T) to establish a constant charging current into an external capacitor (C_T). While this uses more current than a series connected RC, it provides a linear ramp voltage on the capacitor which is also used as a reference for the comparator. The

charging current is equal to 3.6V \div R_T and should be kept within the range of approximately 30 μ A to 2mA, i.e., 1.8K <R_T < 100K.

The range of values for CT also has limits as the discharge time of CT determines the pulse width of the oscillator output pulse. This pulse is used (among other things) as a blanking pulse to both outputs to insure that there is no possibility of having both outputs on simultaneously during transitions. This output dead time relationship is shown in Figure 2. A pulse width below approximately 0.5 microseconds may allow false triggering of one output by removing the blanking pulse prior to the flip-flops reaching a stable state. If small values of CT must be used, the pulse width may still be expanded by adding a shunt capacitance (≈ 100pF) to ground at the oscillator output. (Note: Although the oscillator output is a convenient oscilloscope sync input, the cable and input capacitance may increase the blanking pulse width slightly.) Obviously, the upper limit to the pulse width is determined by the maximum duty cycle acceptable. Practical values of CT fall between .001 and 0.1 microfarad.

The oscillator period is approximately $t=R_TC_T$ where t is in microseconds when $R_T=ohms$ and $C_T=microfarads$. The use of Figure 3 will allow selection of R_T and C_T for a wide range of operating frequencies. Note that for series regulator applications, the

two outputs can be connected in parallel for an effective 0-90% duty cycle and the frequency of the oscillator is the frequency of the output. For push-pull applications, the outputs are separated and the flip-flop divides the frequency such that each outputs duty cycle is 0-45% and the overall frequency is one-half that of the oscillator.

External Synchronization

If it is desired to synchronize the SG1524 to an external clock, a pulse of $\approx +3$ volts may be applied to the oscillator output terminal with R_TC_T set slightly greater than the clock period. The same considerations of pulse width apply. The impedance to ground at this point is approximately 2K ohms.

If two or more SG1524's must be synchronized together, one must be designated as master with its R_TC_T set for the correct period. The slaves should each have an R_TC_T set for approximately 10% longer period than the master with the added requirement that C_T (slave) = one-half C_T (master). Then connecting Pin 3 on all units together will insure that the master output pulse—which occurs first and has a wider pulse width—will reset the slave units.

Error Amplifier

This circuit is a simple differential-input, transconductance amplifier. The output is the compensation terminal, pin 9, which is a high impedance node ($R_L \approx 5 M \Omega$). The gain is

$$A_V = gmR_L = \frac{8 l_C R_L}{2kT} \approx .002 R_L$$

and can easily be reduced from a nominal of 10,000 by an external shunt resistance from pin 9 to ground, as shown in Figure 4.

In addition to DC gain control, the compensation terminal is also the place for AC phase compensation. The frequency response curves of Figure 4 show the uncompensated amplifier with a single pole at approximately 200Hz and a unity gain cross-over at 5MHz.

Typically, most output filter designs will introduce one or more additional poles at a significantly lower frequency. Therefore, the best stabilizing network is a series R-C combination between pin 9 and ground which introduces a zero to cancel one of the output filter poles. A good starting point is $50k\Omega$ plus .001 microfarad.

One final point on the compensation terminal is that this is also a convenient place to insert any programming signal which is to override the error amplifier. Internal shutdown and current limit circuits are connected here, but any other circuit which can sink 200µA can pull this point to ground thus shutting off both outputs.

While feedback is normally applied around the entire regulator, the error amplifier can be used with conventional operational amplifier feedback and is stable in either the inverting or non-inverting mode. Regardless of the connections, however, input commonmode limits must be observed or output signal inversions may result. For conventional regulator applications, the 5 volt reference voltage must be divided down as shown in Figure 5. The error amplifier may also be used in fixed duty cycle applications by using the unity gain configuration shown in the open loop test circuit.

SG1524/SG2524/SG3524

Current Limiting

The current limiting circuitry of the SG1524 is shown in Figure 6.

By matching the base-emitter voltages of Q1 and Q2, and assuming negligible voltage drop across R_1 ,


Threshold =
$$V_{BE}(Q1) + I_1R_2 - V_{BE}(Q2)$$


= $I_1R_2 \approx 200 \text{mV}$


Although this circuit provides a relatively small threshold with a negligible temperature coefficient, there are some limitations to its use, the most important of which is the \pm 1 volt common mode range which requires sensing in the ground line. Another factor to consider is that the frequency compensation provided by R_1C_1 and Q1 provides a roll-off pole at approximately 300Hz.


Since the gain of this circuit is relatively low, there is a transition region as the current limit amplifier takes over pulse width control from the error amplifier. For testing purposes, threshold is defined as the input voltage to get 25% duty cycle with the error amplifier signaling maximum duty cycle.

In addition to constant current limiting, pins 4 and 5 may also be used in transformer-coupled circuits to sense primary current and shorten an output pulse, should transformer saturation occur. (Refer to Figure 11). Another application is to ground pin 5 and use pin 4 as an additional shutdown terminal: i.e., the output will be off with pin 4 open and on when it is grounded. Finally, foldback current limiting can be provided with the network of Figure 7. This circuit can reduce the short-circuit current (ISC) to approximately one-third the maximum available output current (IMAX).













Another low-current supply is the flyback converter used here to generate ± 15 volts at 20m4 from a +5 volt regulated line. The reference generator in the SG1524 is unused with the input voltage providing the reference. Current limiting in a flyback converter is difficult and is accomplished here by sensing current in the primary line and resetting a soft-start circuit.

Figure 9



In this conventional single-ended regulator circuit, the two outputs of the SG1524 are connected in parallel for effective .0-90% duty-cycle modulation. The use of an output inductor requires an R-C phase compensation network for loop stability.

Figure 10



Push-pull outputs are used in this transformer-coupled DC-DC regulating converter. Note that the oscillator must be set at twice the desired output frequency as the SG1524's internal flip-flop divides the frequency by 2 as it switches the P.W.M. signal from one output to the other. Current limiting is done here in the primary so that the pulse width will be reduced should transformer saturation occur.

Figure 11

6

PRECISION VOLTAGE REGULATOR

DESCRIPTION

The μ A723/SA723C is a Monolithic Precision Voltage Regulator capable of operation in positive or negative supplies as a series, shunt, switching or floating regulator. The 723 contains a temperature compensated reference amplifier, error amplifier, series pass transistor, and current limiter, with access to remote shutdown.


FEATURES

- Positive or negative supply operation
- Series, shunt, switching or floating operation
- .01% line and load regulation
- Output voltage adjustable from 2 to 37 volts
- Output current to 150mA without external pass transistor
- μA723 MIL STD 88 3A, B, C available


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-------------------------------------|-------------|------|
| Pulse voltage from V+ to V- (50 ms) | 50 | V |
| Continous voltage from V+ to V- | 40 | V |
| Input-output voltage differential | 40 | V |
| Maximum output current | 150 | mA |
| Current from V _{REF} | 15 | mA |
| Current from Vz | 25 | mA |
| Internal power dissipation1 | 800 | mw |
| Operating temperature range | | |
| μA723 | -55 to +125 | °C |
| μA723C | 0 to 70 |) °C |
| SA723C | -40 to +85 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature | 300 | °C |

PIN CONFIGURATIONS



EQUIVALENT CIRCUIT



PRECISION VOLTAGE REGULATOR

μ**Α723/723C/SA723C**


DC ELECTRICAL CHARACTERISTICS T_A = 25°C unless otherwise specified.¹

| PARAMETER | TEST CONDITIONS Min | μ Α723 | | | μ Α723C/SA723C | | | |
|---|--|---------------|------------------|------------|-----------------------|------------------|------------|-------------------------------|
| FANAMETER | | Min | Тур | Max | Min | Тур | Max | UNIT |
| Line regulation ² | $V_{IN} = 12V \text{ to } V_{IN} = 15V$ $V_{IN} = 12V \text{ to } V_{IN} = 40V$ | | 0.01 0.02 | 0.1 0.2 | | 0.01 0.1 | 0.1 0.5 | %Vout %Vout |
| Load regulation ² | I _L = 1mA to I _L = 50mA f = 50Hz to 10kHz, C _{REF} = 0 f = 50Hz to 10kHz, C _{REF} = 5 _{\(\mu\)} F | | 0.03 74 86 | 0.15 | | 0.03 74 86 | 0.2 | %V _{OUT} dB dB |
| Short circuit current limit | $R_{SC} = 10\Omega$, $V_{OUT} = 0$ | | 65 | | | 65 | | mA |
| Reference voltage | | 6.95 | 7.15 | 7.35 | 6.80 | 7.15 | 7.50 | V |
| Output noise voltage | BW = 100Hz to 10kHz, C _{REF} = 0 BW = 100Hz to 10kHz, C _{REF} = 5μF | | 20 2.5 | | | 20 2.5 | | μVrms μVrms |
| Long term stability | | | 0.1 | | | 0.1 | 0.1 | %/1000hrs |
| Standby current drain | $I_L = 0, V_{IN} = 30V$ | | 2.3 | 3.5 | Ī | 2.3 | 4.0 | mA |
| Input voltage range | | 9.5 | | 40 | 9.5 | | 40 | l v |
| Output voltage range | | 2.0 | | 37 | 2.0 | | 37 | V |
| Input-output voltage differential | | 3.0 | | 38 | 3.0 | | 38 | V |
| The following specifications apply over the operating temperature ranges Line regulation | | | | 0.3 | | | 0.3 | %Vout |
| Load regulation | | | | 0.6 | | | 0.6 | %Vout |
| Average temperature coefficient of output voltage | V _{IN} = 12V to V _{IN} = 15V I _L = 1mA to I _L = 50mA | | 0.002 | 0.015 | | 0.003 | 0.015 | %/°C |


NOTES

- 1. V_{IN}= V+ = V_C = 12V, V = 0V, V_{OUT} = 5V, I_L = 1mA, R_{SC} = 0, C₁ = 100pF, C_{REF} = 0 and divider impedance as seen by error amplifier $\le 10k\Omega$ when connected as shown in Figure 3.
- The load and line regulation specifications are for constant junction temperature. Temperature drift effects must be taken into account separately when the unit is operating under conditions of high dissipation.

TYPICAL PERFORMANCE CHARACTERISTICS





TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)





PRECISION VOLTAGE REGULATOR

TYPICAL APPLICATIONS










6

PRECISION VOLTAGE REGULATOR

μ**A723/723C/SA723C**

TYPICAL APPLICATIONS (Cont'd)



Section 7 Motor Control and Sensor Circuits

INDEX

| Section 7 — Motor Control | and Sensor Circuits |
|---------------------------|---------------------------------------|
| Index | |
| Product Data | |
| NE544/644 | Servo Amplifier |
| NE5044 | Programmable Seven Channel RC Encoder |
| NE5045 | Seven Channel RC Decoder |
| NE5046 | Two Channel RC Decoder |
| NE5520 | 1 VDT Signal Conditioner 7.1 |

7

SERVO AMPLIFIER

NE544/644

DESCRIPTION

The NE544 is a servo amplifier and pulsewidth demodulator with internal motor drive transistors. It is designed for remote control applications in digital proportional systems but can be used in many other closed loop position control applications. It incorporates a linear one shot for improved positional accuracy and outputs for external pnp motor drive transistors.


FEATURES

- 500mA load current capability
- Bidirectional bridge output with single power supply
- Low standby power drain
- · Adjustable deadband and trigger thresh-
- High linearity, 0.5% maximum error
- . Output drive for external PNP transistors (optional)
- Wide supply voltage range


ABSOLUTE MAXIMUM RATINGS TA = 25°C unless otherwise specified.

| PARAMETER | | RATING | UNIT | |
|-----------|---|-------------|------|--|
| V+ | Supply voltage Output current Operating temperature Storage temperature | 6.0 | V | |
| IO | | 500 | mA | |
| TA | | -20 to +75 | °C | |
| Tstg | | -65 to +150 | °C | |


BLOCK DIAGRAM



PIN CONFIGURATIONS




EQUIVALENT CIRCUIT SCHEMATIC




DC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_S = 4.8$ V unless otherwise specified.


| PARAMETER V _{CC} Supply voltage | | TEST CONDITIONS | LIMITS | | | | |
|---|-------------------------------|-----------------|-------------------------------------|-----|------------|------|-----|
| | | | Min | Тур | Max | UNIT | |
| | | | | 3.2 | 4.8 | 6 | V |
| Icc | Supply current | Pin 11 | Quiescent | 4.2 | 5.5 | 10 | mA |
| V _{TH} | Input threshold On Off | Pin 4 | | | 1.5 1.4 | | V |
| ZIN | Input resistance | Pin 4 | | | 18 | | kΩ |
| VOL VOH | Output voltage Low High | | Pin 9 or 13, I _L = 400mA | | 0.3 3.9 | | V |
| VREG | Regulated voltage | Pin 3 | | 2.1 | 2.5 | 2.9 | ٧ |
| ΔVREG | Regulation | Pin 3 | 3.5V ≤ V _{CC} ≤ 6V | | 10 | - | mV/ |
| | Minimum dead band | Pin 7 | $R_{DB} = 0$ | | 1 | | μs |
| | One shot temperature co | efficient | | | .01 | | %/° |
| | Standby output voltage | | Pin 9 and 13 | | 2.5 | | V |
| | PNP drive current | | Pin 10 and 12 | | 20 | | m.A |






NE544/644










TYPICAL PERFORMANCE CHARACTERISTICS



DESCRIPTION

The NE5044 is a programmable parallel input, serial output pulsewidth encoder. A multiplexed dual linear ramp technique is used to allow up to 7 inputs to be converted to a serial pulsewidth modulated signal with excellent linearity and minimal crosstalk. Fixed or variable frame rates can be used, externally controlled, for ease of demodulation. An onboard 5V regulator eliminates power supply sensitivities and provides up to 20mA current capability for driving external loads.


FEATURES

- 3 to 7 channels, externally selectable
- Constant current dual linear ramp for linearity better than .3%
- Internal voltage regulator for low drift
- Wide supply range 4.5 16V
- Fixed or variable frame rate set by external R-C
- External control for channel gain or range
- Versatile applications; exponential rates, mixing, dual rate, reversing etc.
- Compatible with all transmission mediums

APPLICATIONS

- Radio controlled aircraft, cars, boats, trains
- Industrial controllers
- Remote controlled entertainment systems
- Security systems
- Instrumentation recorders/controls
- Remote Analog/digital data transmission
- Automotive sensor systems

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS¹

| PARAMETER | RATING | UNIT |
|---------------------------------------|--------------------|------|
| V _{CC} , Supply voltage | 17 | ٧ |
| Regulator ouput current | -25 | mA |
| Serial output peak current | 30 | mA |
| Constant current generator | -1 | mA |
| Parallel inputs, range input | 0-V _{REG} | ٧ |
| One shot input, frame generator input | 0-VREG | V |
| Operating temperature | -20 to +75 | °C |
| Storage temperature | -65 to +150 | °C |

NOTE

1. $T_{A} = 25^{\circ}$ unless otherwise stated.

BLOCK DIAGRAM



PROGRAMMABLE SEVEN CHANNEL RC ENCODER


NE5044

DC ELECTRICAL CHARACTERISTICS Test conditions T_A = 25°C, V_{CC} = 10V using Test Circuit A unless otherwise stated.

| PARAMETER | | | | NE 5044 | | |
|-------------|----------------------------|---|------|---------|-------|------|
| | | TEST CONDITIONS | Min | Тур Мах | | TINU |
| PC | OWER SUPPLY REQUIREMENTS1 | | | | | |
| | Power supply voltage range | | 4.5 | | 16 | V |
| | Power supply current | Excluding control pots and serial output currents | | 11 | 15 | mA |
| | VOLTAGE REGULATOR | | | | | |
| VREG | Output voltage | | 4.5 | 5.0 | 5.5 | V |
| | Output current | V _R ≥ 4.5V | | | -20 | mA |
| | Line regulation | 7 ≤ V _{CC} ≤ 16 | | .005 | 0.2 | V/V |
| | MULTIPLEXER | | | | | |
| | Input current | $V_n = 2.5v$ | | ±30 | ± 200 | nA |
| | input voltage range | V _n - V _{Range} ≥ .75V | 1.5 | | 5 | V |
| | Crosstalk | | | ±1 | ±5 | μ8 |
| | OUTPUT PULSE | | | | | |
| Tn | Position | R _I • C _{mux} = 1.25ms | 1350 | 1500 | 1650 | μs |
| | | Vn = .5VREG; VRANGE = .2VREG | | | | |
| | Position linearity error | | | 5 | | μs |
| | Position tempco | $0^{\circ}C \leq T_{A} \leq 70^{\circ}C$. | | .15 | | μs/° |
| | Position PSR | 6V ≤ V _{CC} ≤ 16V | Ì | .5 | 1 | μs/\ |
| то | Width | $R_0C_0 = 300\mu s$ | 240 | 285 | 330 | μs |
| | Saturation voltage | I _O = 25mA | | .6 | 1 | V |
| 111 | Leakage current | | | .05 | 50 | μA |
| | Range input voltage | $R_{I} = 50k\Omega$ | .75 | | | V |
| | | $R_{\parallel} = 25k\Omega$ | 1.00 | l | l | \ v |
| | Frame time (Fixed) | R _F C _F = 30ms | 17 | 20 | 23 | ms |
| | Inhibit threshold | | | | .4 | l v |

NOTE


V_{CC} is recommended.




^{1.} At supply voltages exceeding 12 V, a current limiting resistor of 20 to 50Ω in series with

PROGRAMMABLE SEVEN CHANNEL RC ENCODER

NE5044





SEVEN CHANNEL RC DECODER


DESCRIPTION

The NE5045 is a serial input, parallel output, decoder intended for applications in pulse width or pulse position modulation systems. The serial input pulse, either positive or negative, is shaped and amplified before being fed to the counter/decoder. An integrating type sync. separator detects pulses greater than $T_w = R_sC_s$. The amplified input pulse triggers an internal one-shot (minimum pulse) which in turn clocks the counter-decoder, thereby enhancing system noise rejection. A missing pulse detector resets the decoder during the sync. pause. An internal voltage regulator supplies power for the radio receiver providing excellent isolation from the power supply as well as the decoder logic.

APPLICATIONS

- Radio controlled aircraft, cars, boats, trains
- Industrial controllers
- Remote controlled entertainment systems
- Security systems
- Instrumentation recorders/controls
- Remote Analog/digital data transmission
- Automotive sensor systems

PIN CONFIGURATION



FEATURES

- Decodes up to 7 channels
- High gain input amplifier
- Externally set sync. pause and minimum pulse
- Wide supply voltage range, 3.6V-8V.
- Positive or negative pulse inputs
- Noise and flutter rejection
- Outputs reset to zero without inputs
- Compatible with all transmission mediums


ABSOLUTE MAXIMUM RATINGS1

| PARAMETER | RATING | UNIT |
|----------------------------------|---------------------|------|
| V _{CC} , Supply voltage | 10 | ٧ |
| Regulator output current | -25 | mA |
| Decoded output current | ±5 | mA |
| Pause input voltage | 0 to V _R | V |
| Input amplifier voltage | 0 to VR | V |
| Operating temperature | -20 to +75 | °C |
| Storage temperature | -65 to +150 | °C |

NOTE

1. TA = 25°C unless otherwise stated


BLOCK DIAGRAM




DC ELECTRICAL CHARACTERISTICS Standard conditions: (T_A = 25°C, V_{CC} = 5.0V unless otherwise stated), using Test Circuit #1

| | | | | NE5045 | | | |
|---|--|--|--------------------------|------------------------------------|---------------------------------------|---------------------------------|--|
| PARAMETER | | TEST CONDITIONS | Min Typ Ma | | Max | UNIT | |
| POWER SUPPLY REQUIREMENTS Power supply voltage range Power supply current | | Test circuit #1 Excluding input bias current | 3.6 | | 8.0 14.0 | V mA | |
| VR | VOLTAGE REGULATOR Output voltage Output current Line regulation Voltage drop | V _R ≥ 3.7V V _{CC} = 8V to 8V V _{CC} = 4V, I _R = -10mA | 3.7 | 4.1 | 4.5 -15 .05 1.3 | V mA V/V V | |
| Ts T _M | INPUT AMPLIFIER Input bias current Input voltage range Open loop gain Feedback current Detection threshold Sync. pause time Minimum pulse time | Test circuit #1, ΔV12 & 13 R _S C _S = 6.0ms R _m C _m = 500μs | 2.0 100 5.1 405 | 10 60 200 8 6.0 475 | 100 4.0 400 20 6.9 545 | nA V dB μA mV ms | |
| | OUTPUTS-ALL CHANNELS VOL VOH | ISINK = 1mA ISOURCE = 2mA | 2.7 | .25 | .5 | v | |







2 CHANNEL RC DECODER

DESCRIPTION

The NE5046 is a serial input parallel output decoder designed for 2 channel digital proportional pulse width or pulse position modulation systems. The detection threshold is internally set and has hysteresis to prevent false triggering on noise. In a typical application, the serial input from the receiver is processed through an amplifier and pulse shaper, then converted to parallel output with a shift register. An internal sync separator detects the sync pause and clears the shift register. An internal voltage regulator provides power for the decoder and can bused to supply power for a radio receiver.


FEATURES

- High gain input amplifier with hysteresis
- · Externally adjustable sync separator
- Wide supply voltage range 3.6V-8V
- Noise and flutter rejection
- Outputs reset to zero without input
- Compatible with all transmission mediums

APPLICATIONS

- Radio-controlled aircraft, cars, boats, trains
- Industrial controllers
- Remote-controlled entertainment systems
- Security systems
- Instrumentation recorders/controls
- Remote Analog/digital data transmission
- Automotive sensor systems

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS1

| PARAMETER | RATING | UNIT |
|----------------------------------|-------------|------|
| V _{CC} , Supply voltage | 10 | v |
| Regulator output current | -25 | mA |
| Decoded output current | ±5 | mA |
| Sync pause input | 0 to VR | ٧ |
| Input amplifier voltage | 0 to VR | ٧ |
| Input amplifier current | ± 1 | mA |
| Operating temperature | -20 to +75 | °C |
| Storage temperature | -65 to +150 | °C |

NOTE

1. T_A ≈ 25°C unless otherwise stated.

BLOCK DIAGRAM




7

DC ELECTRICAL CHARACTERISTICS Test Conditions: T_A = 25°C, V_{CC} = 5V, Test Circuit 1, unless otherwise stated.

| PARAMETER | TEST CONDITIONS | Min Typ Ma | | Max | UNIT | |
|--|--|------------|------------|------------|----------|--|
| V _{CC} supply voltage | | 3.6 | 5.0 6.0 | 8.0 9.0 | V mA | |
| Regulator output voltage Regulator output current | V _R ≥ 3.6V | 3.0 | 4.1 | 4.5 -15 | V mA | |
| Regulator line regulation Regulator voltage drop | V _{CC} = 6V to 8V V _{CC} = 4V, I _R = -10mA | | .01 | .05 1.0 | V/V V | |
| Input threshold voltage Sync. pause time | R _S C _S = 6ms | .15 5.1 | 6.0 | 6.9 | V ms | |
| Output voltage both channels VOL VOH | ISINK = 1mA ISOURCE = 2mA | 2.7 | .25 | .5 | V V | |

TEST CIRCUITS



DESCRIPTION

The NE/SE5520 is a signal conditioning circuit for use with Linear Variable Differential Transformers (LVDT). The chip includes a low distortion amplitude stable sine wave oscillator with programmable frequency to drive the primary of the LVDT; a synchronous demodulator to convert the LVDT output amplitude and phase to position information; and an output amp to provide gain and filtering.


FEATURES

- . Oscillator frequency: 1kHz to 20kHz
- Low distortion < 5%
- Capable of ratiometric operation
- . Single supply operation 5 to 25V or dual supply ± 5 to $\pm 12V$
- · Low power consumption

APPLICATIONS

- . LVDT signal conditioning
- · RVDT signal conditioning

PIN CONFIGURATION



TOP VIEWS **ORDER NUMBERS** NE5520D, NE5520F, SE5520F (16-Pin) NE5520N (14-Pin)


GND 7

8 VREF/2

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-----------------------------|---------------|------|
| Supply voltage | + 30 | V |
| Split supply voltage | (± 15) | J v |
| Operating temperature range | (_ ,_ | |
| SE5520 | - 55 to + 125 | °C |
| NE5520 | 0 to +70 | °C |
| Storage temperature range | - 65 to 150 | l ∘c |

BLOCK DIAGRAM



NE/SE5520

Preliminary


DC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_R = V + = 10V$ unless otherwise specified.


| | | | SE5520 | | | NE5520 | | |
|------------------------------------|---|-------------------------|---------------------------|-----------------------|-----------------------|----------------------|-----------------------|----------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Supply voltage range | Over temp. | 5 | | 25 | 5 | - | 25 | V |
| Supply current | Over temp. | | 7.0 | 9 | | 7.0 | 8.5 | mA |
| Reference current | Over temp. | | 5.5 | 8.0 | | 5.5 | 7.0 | mA |
| Reference voltage range | Over temp. | 5 | | V+ | 5 | | V+ | ٧ |
| Oscillator section | | | ., | | | V | | |
| Oscillator output | | | <u>∨_R</u> 8 | | | <u>∨_R</u> | | Vrms |
| Sine wave distortion | Over temp. | | 3.5 | 5 | | 3.5 | 5 | % |
| Initial amplitude error | | | 0.5 | 1.0 | | 0.5 | 1.0 | % |
| Tempco of amplitude error | | | 71 | 0.05 | | | 0.05 | %/°C |
| Voltage coef. of amplitude error | | | | 0.05 | | | 0.05 | %/V |
| Voltage coef, of ratiometric error | Over temp. | 0.99 | | 1.01 | 0.995 | | 1.005 | V/V |
| Initial accuracy of osc. frequency | | | 10 | 20 | | 10 | | % |
| Tempco of frequency error | | | 0.05 | 0.1 | | .05 | | %/°C |
| Voltage coef. of frequency | | | 10 | 15 | | 10 | | %/V(V _R) |
| Frequency range | $C_T = 0.005 \text{ to } 0.1 \mu\text{F}$ | 1 | | 20 | 1 | | 20 | kHz |
| Oscillator output load | | 1 | | | 1 | | | kΩ |
| Demodulator section | | | | | | | Γ | |
| Linearity error | Over temp. | | 0.05 | 0.1 | | .05 | | % |
| Maximum demodulator input | Over temp. range | $\frac{V_{R}}{2}$ – 0.5 | | $\frac{V_R}{2} + 0.5$ | $\frac{V_R}{2}$ - 0.5 | | $\frac{V_R}{2}$ + 0.5 | ٧ |
| Demodulator offset voltage | Over temp. range | | | 50 | | | 65 | mV |
| Tempco of demodulator offset | Over temp. | 0.20 | 0.25 | 0.30 | | 0.25 | | mV/°C |
| Demodulator input current | Over temp. | - 500 | - 300 | | 500 | - 300 | | nA |
| V _R /2 accuracy | Over temp. | - 3 | ± 0.5 | +3 | - 3 | ± 0.5 | + 3 | % |
| Output amplifier | | | | | · | | | |
| Input offset voltage | Over temp. | – 7.5 | | + 7.5 | -10 | | 10 | mV |
| Input bias current | Over temp. range | - 500 | - 300 | | - 500 | 300 | | пА |
| Input offset current | | - 100 | | 100 | - 100 | | 100 | nA |
| Gain | $R_L = 10k\Omega$ over temp. | 90 | 108 | | | 100 | | dB |
| Slew rate | | | 1.5 | | | 1.5 | | V/μsec |
| Gain bandwidth | A _V = 1 | | 1 | | | 1 | | MHz |
| Output voltage swing | R _L = 10K over temp. | 1.5 | | V + - 1.5 | 1.5 | | V + - 1.5 | V |
| Output short circuit current | | | | 25 | | | 25 | mA |
| Oscillator current | Over temp. | 0.095 | 0.12 | 0.15 | | 0.12 | | mA/V-V _R |


NE/SE5520


Preliminary

TYPICAL PERFORMANCE CHARACTERISTICS











DEMODULATOR OFFSET





Preliminary

INTRODUCTION

An LVDT is an electromechanical transducer which makes possible the measurement of very small motion in a structure or mechanical device. Mechanical motion is translated to an electrical signal which contains position information much as a radio frequency carrier contains sound information. The position information from the LVDT is contained in the phase and amplitude of the output AC waveform. In order to remove the position information (demodulation), a system such as is shown in block form in Figure 1 must be used. Once signal demodulation is achieved the position data may be read out on a meter or digital display in addition to being processed by microprocessor or computer. The Signetics NE5520 is a new Monolithic LVDT Driver-Demodulator designed to interface with most LVDT's presently being used in the industry.

Uses will range over a large number of potential applications including the accurate measurement of position, pressure, load weight, angular position and even acceleration. Historically, LVDT's have been used in the following applications:

- Load cell
- · Linear motion
- Torque cell
- Vibration
- · Fluid pressure
- Accelerometer
- Inclinometer
- Seismic load cell

MOTION MAY-BE


- Linear
- Rotary


The NE5520 provides sinusoidal drive to the Linear Variable Differential Transformer (LVDT), the output of which is buffered, rectified and phase demodulated to obtain both direction and displacement information in the form of a DC output signal (Figure 2).

LVDT LOADING

Due to the loosely coupled characteristics of the typical LVDT, loading effects versus frequency may be critical to a successful design. The graph (Figure 3A) shows this relationship in the form of a family of curves relative to LVDT core displacement for 400Hz and 2500Hz. From the curves it is obvious that the linearity and output level versus displacement is superior for an LVDT operated at 2000Hz with a very high impedance load (0.5 meg ohm). The

ALL PIN NUMBERS REFER TO N PACKAGE






NE/SE5520 demodulator presents a very high input impedance to the LVDT secondary for maximum linearity. (Fig. 3B)

LVDT INTERFACING: SIGNAL CONDITIONING IS REQUIRED

In order to obtain usable information from the LVDT a series of signal conditioning circuit operations are required. First, a stable source of constant frequency excitation voltage must be applied to the primary of the LVDT.

Next some form of demodulator is needed to extract position information from the LVDT secondary output signal. A full wave rectifier will provide usable amplitude information when adequately filtered, however, relative phase information is lacking. In order to obtain both phase and amplitude information synchronous demodulation is needed. This type of demodulator



exists in the Signetics NE5520. Once phase and amplitude information is obtained in the form of a polar full wave rectified signal (see Figure 3C) from the synchronous demodulator, the carrier component (actually 2nd harmonic of the carrier plus higher order spectral components) must be filtered out leaving only the true position information. This is accomplished by passing the demodulated signal through a low-pass active filter. An auxiliary operational amplifier is provided for this purpose within the NE5520, in addition to adjustable signal gain for proper full scale output (span adjustment). In addition, DC offsets are nulled by a simple offset adjustment at the auxiliary amplifier. The resulting system is a complete LVDT signal conditioner. Figure 4 shows a block diagram of the NE5520. The device

will operate in a single supply range from 5 to 25 volts DC or with split supplies of ± 5 to ± 12 volts DC. A device current, I_{CC}, of 10 milliamperes at an operating voltage of 10 volts is typical.

DESCRIPTION OF THE NE5520 (Figure 4)


The NE5520 oscillator consists of a triangle wave generator, a current source-sink circuit which switches when the capacitor voltage reaches discrete levels at 1/4 and 3/4 V_{REF} . The total swing being $V_{REF/Z}$ volts p-p. The triangle wave is fed into a non-linear load which generates a sinusoidal waveform with low distortion. The sine wave output is then buffered by two op amps, the output of which appear on pins 9 and 10 in phase opposition. This

then is the excitation signal for the LVDT primary.

The second major functional portion of the NE5520 is the synchronous demodulator and this section performs full wave rectification in phase synchronism (pin 6) with the above oscillator output. In order to extract true position information, the phase relationship of the LVDT secondary must be obtained. This means that as the LVDT core passes through null an abrupt 180° phase change occurs. Once full wave rectification is accomplished, the resulting signal carrier frequency must be removed by filtering. Demodulator output appears on pin 5. This is accomplished by an active filter incorporating the auxiliary op amp (pins 1, 2, 3). The original position information then appears ripple free on pin 1 of the auxiliary amplifier.

NE/SE5520

Preliminary




Other functions include buffer amplifier feedback in the oscillator circuit. The loop is closed with negative feedback around both amplifiers (pin 10 to 11) operating at unity gain.

The oscillator timing capacitor controls the frequency as shown in the graph, Figure 5. The frequency is related by the equation $f_{\rm OSC} = 110/C_{\rm pF}$ Absolute output frequency will vary slightly with supply voltage.

BIASING THE REFERENCE V_{REF} (PIN 12)

The manner in which the $V_{\rm R}$ pin is biased will effect the output voltage function of the NE5520 and consideration must be given to this in order to arrive at an optimum system design. There are two basic modes of operation involved as listed below:



- 1) Ratiometric
- 2) Fixed Reference

With the ratiometric mode, pin 12 (VREE) is

connected to pin 14 (+ V). Since V_R controls the DC common mode voltage of the demodulator and the oscillator rms output, these magnitudes will now change with supply voltage. The DC output from pin 1, using a single ground referenced supply, will be ratiometric with the supply voltage and centered within the common mode range of the output amplifier when the LVDT transducer is at null. Single or dual supply operation will be ratiometric when + V is connected to V_R .

The alternate method of biasing is the fixed reference mode with pin 12 (V_R) connected to a fixed reference voltage such as + 10 volts and pin 14 $(+\ V)$ allowed to vary with an incoming poorly regulated supply. This might occur in automotive applications where battery voltage may vary from 10 to 14 volts. However, with a fixed reference driving V_R , DC voltage at the output will not vary with supply but will vary within the common mode limits


NE/SE5520


Preliminary


of the amplifier as the LVDT core traverses its path. Output voltage of pin 1 at LVDT null will be $V_R/2$. Thus, for the case mentioned with $V_R=10$ volts, the null voltage will be ± 5 volts. The maximum linear swing would be $\pm 1.5-8.5$ volts around this value. The fixed reference mode may be used with single or dual supply operation.

DUAL SUPPLY OPERATION


When connected to a typical LVDT transducer as shown in Figure 6, the NE5520 will exhibit an extremely linear transfer function. Very important to precision position measurement is the inherent repeatability of the system. The graphs in Figure 7A, B illustrate the highly linear transfer function and its repeatable accuracy with different supply voltages, in this case ± 6 and ± 10 volts. The transducer motion was over a range of ± 150 milli-inches each side of the LVDT null. Typical DC output signal is shown with an output amplifier gain of X10 in both cases. Note that linearity remains constant, however, full scale output varies with supply voltage. This is due to the increased excitor drive to the LVDT with increased supply voltage, LVDT output is a linear function of excitor amplitude on the primary winding. The addition of a single gain control may easily be added between pins 1 and 3 to reduce gain in order to retain constant output for different supply voltages (see Figure 8) or V_B may be connected to a fixed voltage. (See 'Biasing.')








It is strongly recommended that dual output tracking regulated supplies be used in this type of application in order to minimize system DC offset and impaired measurement accuracy due to power supply unbalance. An optional circuit capable of automatically tracking and nulling power supply offset is shown in Figure 9. The bipolar output signal is referenced to ground.



NE/SE5520

Preliminary




NULLING PROCEDURE (Ref Fig. 9)


- Null transducer position by observing pin 4 waveform. Set supply voltage for ±6.00 volts.
- Set offset adjust pot (feeds pin 3 of NE5520) for 0.00 volts and DC at pin 1 of NE5520.
- Adjust offset null pot (NE5512) for zero output on Terminal A.
- Check for equal voltage ± deflection when transducer is displaced equal distances from physical null position.
- Adjust tracking control for minimum DC output change when either supply is varied over operating range at 'A'.


SINGLE SUPPLY OPERATION

Single ended supply operation requires a different circuit approach to obtain measurement system interface. Figure 10 shows a typical circuit using a single 10-volt supply. Note that the output (pin 1) of the NE5520 is now floating above ground at approximately V_R/2. Simple measuring circuits may be realized (Figures 11A, B, C) by placing a DC microammeter between pin 1 and a resistive divider



creating a bridge readout which is ratiometric with supply voltage variations. In case more precision is necessary, a buffer amplifier may be added between the voltage divider or V_R/2 and the readout circuit in order to minimize offset due to measuring circuit loading. DC offset due to internal tracking error in the NE5520 may be reduced by using the nulling circuit shown in Figure 12. Offset sensitivity and its effect on system accuracy will be inversely proportional to full scale signal output of the NE5520 which is a function of the DC gain of the auxiliary amplifier and LVDT output. A typical full scale output with 10-volt supply operation is V_B/2 ± 3.5 volts with gain equal to 10.





MATCHING THE NE/SE5520 TO LOW IMPEDANCE LVDT's


The NE5520 exciter output is capable of driving LVDT primary windings with a minimum impedance of 1K ohm. When a significantly lower impedance primary is driven by the device some form of stepdown impedance matching or a power buffer is recommended. Figure 13 shows a step-down matching transformer approach. A transformer with primary impedance of approximately 1K ohm (audio type) with the proper secondary impedance to match the LVDT primary is used to couple

oscillator excitation. Depending on the output efficiency of the LVDT, output signal losses may occur with a corresponding loss in measuring sensitivity. The auxiliary amplifier gain may be increased to offset this loss.

A second approach makes use of a power buffer amplifier constructed from discrete transistors (2N2222, 2N3644). This circuit (Figure 14) results in less signal loss and is inexpensive. A DC decoupling capacitor must be used to prevent DC offset currents from flowing in the LVDT primary winding. A 3dB signal reduction is noted when driving a 15-ohm load to 6 volts peak to peak (10-volt operation); and 12 volts peak to peak for 20-volt supply.

NE5520 TEMPERATURE COMPENSATION


Internal offset voltages originating in the NE5520 synchronous demodulator require external compensation to obtain best measurement accuracy when operating over the full temperature range. The circuits shown (Figures 15A, B) give a simple approach using a thermistor inserted in series with the offset null resistors to reduce voltage drift to a reasonable level. These tolerances are based on ± 3.5 volts full scale output for LVDT displacements each side of physical null. A thermistor having a positive coefficient of +0.7%/°C is used. Obviously, if the total divider resistance is changed a different thermistor resistance will be required.





NE/SE5520

Preliminary





DEMODULATOR DISTORTION (OVERDRIVE)

When the demodulator input exceeds 2 volts peak to peak clipping distortion will increase and must be avoided by controlling oscillator drive to the primary of the LVDT. Figure 16 shows an example of a circuit for attenuating primary excitation using a 1K ohm potentiometer.

The procedure for adjusting the level is simply to:


- Set LVDT core position for maximum output from the secondary.
- Monitor the waveform on (pin 5 demodulator output) and adjust oscillator level for the amplitude just below clipping. Normally this should result in a maximum of 2 volts peak to peak at pin 4 of the NE5520 (25°C).





NE/SE5520

Preliminary



NE5520 LVDT DRIVER DEMODULATOR APPLICATIONS

OPERATED WITH A SINGLE POWER SUPPLY

The NE5520 may be operated with a single ended power supply ranging from +5 to 25 volts.

A very simple motion transducer may be constructed using the circuit shown in Figure 19A, B. The output is biased to one-half the supply voltage. This requires special interface circuitry for the signal readout. One simple method is to use a zero center meter in a bridge configuration as shown. Displacement now may be measured as a positive or negative meter reading. Readout sensitivity is a function of the particular LVDT and of the gain of the error amplifier. DC offsets may be nulled by using a simple offset adjustment circuit as indicated.

The transducer is centered in its displacement and the offset adjust pot set for a zero meter reading. Once this procedure is completed, the circuit is capable of making measurements based on transducer displacement. Displacement sensitivity is

a function of the LVDT transducer rated in volts-per-inch in addition to the transfer gain of the NE5520 demodulator. The input excitation is generally a fixed level as is the LVDT transducer transformer ratio. However, the auxiliary gain stage may be used to adjust the overall system sensitivity. This section of the device is also used to obtain a low-pass active filter for the smoothing of demodulator ripple. The design examples use a simple VCVS low-pass filter which allows gain and cut-off frequency to be adjusted independently. Gain equals ten in the example.

Note that using a single supply results in a DC common mode voltage at the output of one-half the reference voltage on pin 12. This voltage V_R may be equal to but not greater than the supply voltage on pin 14.

LVDT MEASURING CIRCUIT USING A DUAL SUPPLY

A second mode of operation makes use of dual power supply. A common choice may be ± 5 , ± 6 , or ± 10 volts. Special consideration must be made in properly biasing the internal circuitry to operate under these conditions. Figure 20 shows a simple design for working with ± 6 -volt supplies. Special provisions for minimizing

DC power supply offsets may be made by using the NE5512 dual op amp as a tracking voltage source and difference amplifier-output buffer (see Figure 9). A second method is to use a dual tracking regulator to supply the NE5520.

LVDT IN CLOSED LOOP SERVO

The LVDT provides an excellent method of obtaining position information for closed loop servo drive systems. Pressure rollers, hydraulic drivers, and motor driven linear motion transducers are a few of the general applications which may benefit from the accuracy and speed of response inherent in the LVDT sensor.

A simple block diagram (Figure 21A) shows one possible application in which the NE5520 with LVDT sensor provides accurate position control in a closed loop servo. Linear motion from millimeters to inches of translational motion are possible using the LVDT technique.

In practice the position voltage may be the output of a D/A converter which in turn is activated digitally from a controlling microprocessor. Keyboard information or software commands are translated directly into mechanical motion (Figure 21B).

LVDT SECONDARY PHASE ANGLE COMPENSATION BY EXCITATION FREQUENCY

The LVDT has a frequency dependent phase shift associated with the particular characteristics of the device and its excitation frequency. This phase shift is in addition to the 180° shift which occurs when passing through null position.

By adjusting the frequency of the sine wave excitation a condition results which causes secondary voltage to be in phase with primary excitation. The adjustment of relative primary and secondary phase angles has several effects. First, if the primary excitation is referenced to the synchronous demodulator, as in the NE5520, optimum rectification occurs at zero phase differential between secondary AC phase and demodulator switching relative to the waveform zero crossings. Second, "Exciting an LVDT at its zero phase angle frequency results in minimum sensitivity to frequency and temperature variations" (Schaevitz Handbook of Measurement and Control, 1976).

LIMITING LVDT EXCITATION TO PREVENT DEMODULATOR DISTORTION LEVEL ADJ. NE/SE5520 8 SYNC LVDT Figure 16


DEMODULATOR SYNC PHASE

A second method of phase compensation of the NE5520 versus the LVDT is to use a variable phase shift network between the oscillator output and the sync input to the NE5520. This is shown in Figure 17. The oscillator frequency remains fixed and the pot is tuned for optimum demodulator phasing.

It is emphasized that an external phasing adjustment as outlined above is not always necessary. Some LVDT's operating in the 1-5kHz range will be near zero phase and will need no phase compensation. Experimental evaluation of the prototype design combined with system specifications will be the best means of making this decision.


Waveform photo in Figure 18A-B, shows the demodulator output signal when phasing of the synchronous demodulator is correct (A) and improperly adjusted (B).


Proper phasing of the sync signal to the demodulator results in optimum sensitivity and linearity.




NE/SE5520

Preliminary







LVDT SIGNAL TRANSMISSION BY CURRENT LOOP


In certain situations the demodulated output signal must be transmitted over long wires or cables before reaching the signal monitoring equipment. The receiver end may consist of chart recorders, digital panel meters and computers or microprocessors. In some systems many LVDT signals must be monitored from different locations thus requiring variable wire length between transmitter and receiver. thus a different line resistance in each case. If voltage feed were used, signal accuracy would be affected by line resistance. This need for accurate signal transmission necessitates the use of a current loop. A current loop develops a current exactly in proportion to the demodulated LVDT output voltage. It is not affected by line resistance within certain limits governed by the current generator.


The conversion to current loop output may facilitate a bipolar output from a dual supply system as in Figure 22. A third method uses the V_{R/2} common mode reference to create a null balance signal circuit which is converted to a bipolar current signal corresponding to the LVDT transducer null (i.e. physical displacement center null position at which zero current occurs). This method is shown in Figure 23 and requires the use of an external dual op amp, half of which is used to provide a buffered reference (V_{B/2}) voltage return for the current loop. With $R_2 = 200$ ohms the current loop sensitivity is 5 milliamperes per volt of input signal. In all cases, the current output to the loop receiver will remain constant with fixed input voltage (LVDT demodulator) even for varying line resistance up to 600 ohms. This resistance must include all wire and load drops in the loop. Various full scale current limits require different supply voltages and without external supplies will be limited by op amp swing characteristics. That is in order to force a given current across R1 + R2 results in an ultimate voltage limit from the op amp output in the current converter as total resistance increases.

A fourth method uses an external supply and discrete transistor controlled by the closed loop op amp referenced to shunt resistor R_{SH} in the emitter return circuit. This of course is a unipolar current loop. See Figure 24.

NE/SE5520

Preliminary





NE/SE5520


Preliminary


Some systems in common use require two wire source to include both the device operating current and the signal loop current. Thus the quiescent device current must be nulled out at the receiver end leaving the residual signal loop current. The NE5520 is not well suited to this particular design since the device standby current is approximately 10 milliamperes.

A current loop operated from supply voltage sources at the transducer location is a better choice for the operation of an output signal loop where long lines must carry locally generated LVDT signals after demodulation back to the monitor site. Supply voltages in the range from 20 to 48 volts will fill nearly every loop requirement.

POSITIONING THE NE/SE5520 LVDT 3-WIRE REMOTE DRIVER DEMODULATOR SENSING HEAD


The NE5520 may be placed in close proximity to the LVDT transducer provided the environment stays within device specifications. This physical arrangement allows only DC supply and low frequency signal lines (3 wires) being run between the transducer-conditioner unit and the signal processing station as shown in Figure 25.





NE/SE5520

Preliminary



REFERENCES

Handbook of Measurement and Control, Revised Edition 1976, by Edward Herceg, Schaevitz Engineering Publication, Pennsauken, New Jersey.

Handbook of Integrated-Circuit Operational Amplifiers, by George B. Rutkowski, Prentice Hall 1975, Englewood Cliffs, New Jersey.

Signetics Analog Applications Manual, 1979 Edition, Signetics Corporation, Sunnyvale, California.

Signetics Analog Data Manual, 1981 Edition, Signetics Corporation, Sunnyvale, California.

7

Section 8 Comparators

INDEX

| ection 8 — Comparators | | |
|------------------------|---|------|
| Index | | 8-1 |
| Product Data | | 8-3 |
| LM111/211/311 | Voltage Comparator | 8-3 |
| LM119/219/319 | Dual Voltage Comparator | 8-6 |
| LM139/239/339 | Quad Voltage Comparator | 8-11 |
| LM193/A/293/A/393/A | Low Power Dual Voltage Comparator | 8-16 |
| LM2901 | Quad Voltage Comparator | 8-11 |
| LM2903 | Low Power Dual Voltage Comparator | 8-16 |
| MC3302 | Quad Voltage Comparator | 8-11 |
| NE/SE521 | High Speed Dual Differential Comparator/Sense Amp | 8-19 |
| NE/SE522 | High Speed Dual Differential Comparator/Sense Amp | 8-23 |
| NE/SE527 | Voltage Comparator | 8-27 |
| NE/REEOO | Voltage Comparator | 0.04 |

8

LM111/211/311

VOLTAGE COMPARATOR

DESCRIPTION


The LM111 series are voltage comparators that have input currents approximately a hundred times lower than devices like the μ A710. They are designed to operate over a wider range of supply voltages; from standard \pm 15V op amp supplies down to the single 5V supply used for IC logic. Their output is compatible with RTL, DTL, and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50V at currents as high as 50mA.

Both the inputs and the outputs of the LM111 series can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the μ A710 (200ns response time vs 40ns) the devices are also much less prone to spurious oscillations. The LM111 series has the same pin configuration as the μ A710 series.


FEATURES

- Operates from single 5V supply
- Maximum input bias current: 150nA (LM311 - 250nA)
- Maximum offset current: 20nA (LM311 -50nA)
- Differential input voltage range: ±30V
- Power consumption: 135mW at ±15V
- High sensitivity-200V/mV

PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|-------------|------|
| Total supply voltage | 36 | V |
| Output to negative supply voltage: | 1 | 1 |
| LM111/LM211 | 50 | l v |
| LM311 | 40 | V |
| Ground to negative supply voltage | 30 | V |
| Differential input voltage | ±30 | V |
| Input voltage1 | ±15 | V |
| Power dissipation ² | 500 | mW |
| Output short circuit duration | 10 | sec |
| Operating temperature range | | Ì |
| LM111 | -55 to +125 | °C |
| LM211 | -25 to +85 | °C |
| LM311 | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature | 300 | °C |
| (soldering, 10sec) | | |

DC ELECTRICAL CHARACTERISTICS 1,2,3

| PARAMETER | TEGT CONDITIONS | L | M111/LM21 | 11 | | LM311 | | UNIT |
|--|--|-----|-------------|------------|-----|------------|------------|----------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| Input offset voltage4 | $T_A = 25^{\circ}C, R_S \leq 50k\Omega$ | | 0.7 | 3.0 | | 2.0 | 7.5 | m۷ |
| Input offset current4 Input bias current | T _A = 25° C T _A = 25° C | | 4.0 60 | 10 100 | | 6.0 100 | 50 250 | nA nA |
| Voltage gain | T _A = 25°C | | 200 | | | 200 | | V/mV |
| Response time ⁵ Saturation voltage | $T_A = 25^{\circ}C$ $V_{IN} \le -5mV$, $I_{OUT} = 50mA$ | | 200 | | | 200 | | ns |
| | T _A = 25° C | | 0.75 | 1.5 | | 0.75 | 1.5 | V |
| Strobe on current Output leakage current | $T_A = 25^{\circ} C$ $V_{IN} \ge 5 \text{mV}, V_{OUT} = 35 \text{V}$ | | 3.0 | | | 3.0 | 50 | mA |
| - | T _A = 25°C, I _{STROBE} = 3mA | | 0.2 | 10 | | 0.2 | 50 | nA |
| Input offset voltage4 | R _S ≤ 50kΩ | | | 4.0 | | | 10 | mV |
| Input offset current ⁴ Input bias current | | | | 20 150 | | | 70 300 | nA nA |
| Input voltage range Saturation voltage | V+ ≥ 4.5V, V- = 0 | | ±14 | | | ±14 | | ٧ |
| Output leakage current | $V_{IN} \le -6mV$, $I_{SINK} \le 8mA$ $V_{IN} \ge 5mV$, $V_{OUT} = 35V$ | | 0.23 0.1 | 0.4 0.5 | | 0.23 | 0.4 | V μΑ |
| Positive supply current Negative supply current | T _A = 25°C T _A = 25°C | | 5.1 4.1 | 6.0 5.0 | | 5.1 4.1 | 7.5 5.0 | mA mA |


NOTES

- This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.
- 2. The maximum junction temperature of the LM311 is 110°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient, in the N package, a thermal resistance of 162°C/W, and °C/W for the Ceramic package. The maximum junction temperature of the LM211 is 150°C, while that of the LM211 is 110°C. For operating at elevated temperatures, devices in the TO-5 package must be derated based on a thermal resistance of 150°C/W, junction to ambient. The thermal resistance of the Cerdip package is 110°C/W, junction to ambient.
- 3. These specifications apply for V_S = ±15V and 0°C < T_A < 70°C unless otherwise specified. With the LM211, however, all temperature specifications are limited to -25°C ≤ T_A ≤ 85°C and for the LM111 is limited to -55°C < T_A < 125°C. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies.</p>
- 4. The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1mA load. Thus, these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.
- The response time specified (see definitions) is for a 100mV input step with 5mV overdrive.


LM111/211/311

TYPICAL APPLICATIONS


ZERO CROSSING DETECTOR DRIVING MOS LOGIC



DETECTOR FOR MAGNETIC TRANSDUCER



TTL INTERFACE WITH HIGH LEVEL LOGIC



*Values shown are for a 0 to 30V logic swing and a 15V threshold.

†May be added to control speed and reduce susceptability to noise spikes.

DESCRIPTION

The LM119 series are precision high speed dual comparators fabricated on a single monolithic chip. They are designed to operate over a wide range of supply voltages down to a single 5V logic supply and ground. Further, they have higher gain and lower input currents than devices like the µA710. The uncommitted collector of the output stage makes the LM119 compatible with RTL, DTL and TTL as well as capable of driving lamps and relays at currents up to 25mA.


Although designed primarily for applications requiring operation from digital logic supplies, the LM119 series are fully specified for power supplies up to ±15V. It features faster response than the LM111 at the expense of higher power dissipation. However, the high speed, wide operating voltage range and low package count make the LM119 much more versatile than older devices like the µA711.

The LM119 is specified from -55°C to +125°C, the LM219 is specified from -25°C to +85°C, and the LM319 is specified from 0°C to +70°C.


FEATURES

- Two independent comparators
- Operates from a single 5V supply
- Typically 80ns response time at ±15V
- Minimum fan-out of 3 (each side)
- Maximum input current of 1µA over temperature
- . Inputs and outputs can be isolated from system ground
- · High common mode slew rate
- MIL-STD-883 A, B, C available

PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC



LM119/219/319

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-------------------------------------|-------------|------|
| Total supply voltage | 36 | v |
| Output to negative supply voltage | 36 | ĺv |
| Ground to negative supply voltage | 25 | V |
| Ground to positive supply voltage | 18 | v |
| Differential input voltage | ±5 | l v |
| Input voltage1 | ±15 | v |
| Power dissipation ² | 500 | mW |
| Output short circuit duration | 10 | s |
| Operating temperature range | | - |
| LM119 | -55 to +125 | °c |
| LM219 | -25 to +85 | ۰c |
| LM319 | 0 to +70 | ۰c |
| Storage temperature range | -65 to +150 | ۰č |
| Lead temperature (soldering, 10sec) | 300 | ۰c |

NOTES

- 1. For supply voltages less than ±15V, the absolute maximum rating is equal to the supply voltage.
- 2. The absolute maximum junction temperature is 150°C. Device dissipation must be derated as follows: N/K package—150°C/watt above 75°C F package -110°C/watt above 95°C

DC ELECTRICAL CHARACTERISTICS $V_S = \pm 15V$, for LM119, -55°C $\leq T_A \leq 125$ °C

LM219, -25°C ≤ TA ≤ 85°C LM319, $0^{\circ}C \leq T_A \leq 70^{\circ}C$

unless otherwise specified.

LM119/219 LM319 **PARAMETER TEST CONDITIONS** UNIT Min Тур Max Min Max Тур Vos Input offset voltage1.2 $R_S \le 5K\Omega$, $T_A = 25^{\circ}C$ 0.7 4.0 2.0 8.0 m۷ Over temp. 7 10 m۷ los Input offset current1.2 $T_A = 25^{\circ}C$ 30 75 200 80 nΑ Over temp. 100 300 nΑ TA = 25°C lΒ Input bias current1 150 500 250 1000 nΑ Over temp. 1000 1200 nΑ Voltage gain A_V $T_A = 25$ °C 10 40 8 40 V/mV VOL Saturation voltage $V_{IN} = 5mV$, $I_{OUT} = 25mA$, $T_A = 25^{\circ}C$ 0.75 1.5 ٧ $V_{IN} = 10 \text{mV}, I_{OUT} = 25 \text{mA}, T_A = 25^{\circ} \text{C}$ 0.75 1.5 ٧ $V^{+} \ge 4.5V, V^{-} = 0$ $V_{IN} = 6mV, I_{OUT} = 3.2mA$ T_A ≥ 0° C 0.23 0.4 ٧ $T_A \le 0^{\circ}C$ 0.6 $V_{IN} = 10mV$, $I_{OUT} \approx 3.2mA$ 0.3 0.4 ٧ Output leakage current $V- = 0V, V_{IN} = 5mV$ Юн Vout = 35V, TA ≈ 25°C 0.2 2 μΑ Over temp. 10 μΑ $V- \approx 0V$, $V_{IN} = 10mV$ Vout = 35V, TA = 25°C 0.2 10 μΑ VIN Input voltage range $V_S = \pm 15V$ ±13 ±13 v V+ = 5V, V- = 0V 1 3 ٧ 1 3 VID Differential input voltage ±5 ±5 v |+ Positive supply current $V^{+} = 5V$, $V^{-} = 0V$, $T_{A} = 25^{\circ}C$ 4.3 4.3 mΑ + Positive supply current $V_S = \pm 15V$, $T_A = 25^{\circ}C$ 8.0 11.5 8.0 12.5 mΑ 1-Negative supply current $V_S = \pm 15V$, $T_A = 25^{\circ}C$ 3.0 4.5 3.0 5.0 mΑ

^{1.} Vos. los and IB specifications apply for a supply voltage range of $V_S = \pm 15 V$ down to a single 5V supply.

^{2.} The offset voltages and offset currents given are the maximum values required to drive the output to within 1 volt of either supply with a 1mA load. Thus these parameters define an error band and take into account the worst case effects of voltage gain and input impedance.


AC ELECTRICAL CHARACTERISTICS

| PARAMETER | TEST CONDITIONS | | UNIT | | |
|----------------|--|-----|------|-----|------|
| | 1ESI COMDITIONS | Min | Тур | Max | וואט |
| Response time* | $V_S = \pm 15V$, $T_A = 25^{\circ}C$ $R_L = 500\Omega$ (see test figure) | | 80 | | ns |


*NOTE

The response time specified is for a 100mV step with 5mV overdrive.


TEST CIRCUIT



TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



LM119/219/319

TYPICAL APPLICATIONS



DESCRIPTION

The LM139 series consists of four independent precision voltage comparators with an offset voltage specification as low as 2.0mV max for each comparator which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also possible and the low power supply current drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common mode voltage range includes ground, even though operated from a single power supply voltage.

The LM139 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM139 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.


FEATURES

- Wide single supply voltage range 2.0Vdc to 36Vdc or dual supplies ±1.0Vdc to
- Very low supply current drain (0.8mA) independent of supply voltage (1.0mW/comparator at 5.0Vdc)
- Low input biasing current 25nA
- Low input offset currrent ±5nA and offset voltage ±2mV
- . Input common-mode voltage range includes ground
- . Differential input voltage range equal to the power supply voltage.
- Low output 250mV at 4mA saturation voltage
- . Output voltage compatible with TTL. DTL, ECL, MOS and CMOS logic systems.

APPLICATIONS

- A/D converters
- Wide range VCO
- MOS clock generator
- High voltage logic gate
- Multivibrators


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-------------|------|
| Vcc supply voltage | 36 or ±18 | - |
| Differential input voltage | 36 | |
| Input voltage | -0.3 to +36 | |
| Power dissipation1 | | |
| Molded DIP | 570 | mW |
| CERDIP | 900 | mW |
| Output short circuit to ground2 | Continuous |] |
| Input current (V _{IN} < -0.3Vdc) ³ | 50 | mA |
| Operating temperature range | | |
| LM139 | -55 to +125 | °C |
| LM239 | -25 to +85 | °C |
| LM339 | 0 to +70 | °C |
| LM2901/MC3302 | -40 to +85 | l °c |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering 10 sec.) | 300 | °C |

EQUIVALENT CIRCUIT



LM139/239/339 MC3302/LM2901

DC ELECTRICAL CHARACTERISTICS V+ = 5Vdc, LM139: -55° C \leq TA \leq 125°C unless otherwise specified LM239: -25° C \leq TA \leq 85°C unless otherwise specified

LM339: 0°C ≤ T_A ≤ 70°C unless otherwise specified

| | | | 1 | LM13 | 19 | L | M239/ | 339 | |
|------------------|--|--|-----|------|------------------|-----|-------|------------------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Input offset voltage5 | T _A = 25° C Over temp. | | ±2.0 | ±5.0 9.0 | | ±2.0 | ±5.0 9.0 | mV |
| Vсм | Input common mode voltage range ⁶ | T _A = 25° C Over temp. | 0 | | V+-1.5 V+-2.0 | 0 | | V+-1.5 V+-2.0 | ٧ |
| V _{IDR} | Differential input voltage4 | Keep all V _{IN's} ≥ 0Vdc (or V-if used) | | | V+ | | | V+ | ٧ |
| lB | Input bias current ⁷ | I _{IN(+)} or I _{IN(−)} with output in linear range T _A = 25° C Over temp. | | 25 | 100 300 | | 25 | 250 400 | nA |
| los | Input offset current | l _{IN(+)} − l _{IN(−)} T _A = 25° C Over temp. | | ±3.0 | ±25 ±100 | | ±5.0 | ±50 ±150 | nA nA |
| loL | Output sink current | $V_{IN(^-)} \ge 1Vdc,$ $V_{IN(^+)} = 0, V_0 \le 1.5Vdc,$ $T_A = 25^{\circ}C$ | 6.0 | 16 | | 6.0 | 16 | | mA |
| Іон | Output leakage current | $V_{IN(+)} \ge 1Vdc, V_{IN(-)} = 0$ $V_0 = 5Vdc, T_A = 25^{\circ}C$ $V_0 = 30Vdc, over temp.$ | | 0.1 | 1.0 | | 0.1 | 1.0 | nΑ μΑ |
| Icc | Supply current | R _L = ∞ on all comparators, T _A = 25° C | | 0.8 | 2.0 | | 0.8 | 2.0 | mA |
| Av | Voltage gain | $R_L \ge 15 k \Omega$, V+ = 15Vdc $T_A = 25^{\circ}C$ | 50 | 200 | | 50 | 200 | | V/mV |
| Vol | Saturation voltage | V _{IN(⁻)} ≥ 1Vdc, V _{IN(⁺)} = 0, I _{SINK} ≤ 4mA T _A = 25°C Over temp. | | 250 | 400 700 | | 250 | 400 700 | mV |
| TLSR | Large signal response time | V _{IN} = TTL logic swing, V _{REF} = 1.4Vdc, V _{RL} = 5Vdc, R _L = 5.1kΩ, T _A = 25°C | | 300 | | | 300 | | ns |
| TR | Response time ⁸ | $V_{RL} = 5Vdc, R_L = 5.1k\Omega,$ $T_A = 25^{\circ}C$ | | 1.3 | | | 1.3 | | μs |

NOTES

- 1. For operating at high temperatures, the LM339/339A, LM2901 and MC3302 must be derated based on a 125° C maximum junction temperature and a thermal resistance of 175° C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM139/139A/239/239A must be derated on a 150° C maximum junction temperature. The low power dissipation and the "On-Off" characteristics of the outputs keep the chip dissipation very small (P_D ≤ 100mW), provided the output transistors are allowed to saturate.
- Short circuits from the output to V+ can cause excessive heating and eventual destruction. The maximum output current is approximately 20mA independent of the magnitude of V+.
- 3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level for to ground for a large overdrivel for the time duration that an input is driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3Vdc.
- 4. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3Vdc (or 0.3Vdc below the magnitude of the negative power supply, if used).
- At output switch point, V₀ ≈ 1.4Vdc, R_S = 0Ω with V+ from 5Vdc to 30Vdc; and over the full input common-mode range (0Vdc to V+ -1.5Vdc).
- The input common-mode voitage or either input signal voitage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voitage range is V+ -1.5V, but either or both inputs can go to 30Vdc without damage.
- The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, Independent of the state of the output so no loading change exists on the reference or input lines.
- The response time specified is for a 100mV input step with a 5mV overdrive. For larger overdrive signals, 300ns can be obtained, see typical performance characteristics section.

LM139/239/339 MC3302/LM2901

DC ELECTRICAL CHARACTERISTICS V+ = 15Vdc, MC3302


LM2901/MC3302: -40°C \leq TA \leq 85°C unless otherwise specified

| | PARAMETER | TEST CONDITIONS | L | LM290 |)1 | | MC33 | 02 | UNI. |
|-----------------|--|---|-----|------------|------------------|-----|------|------------------|------------|
| | | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | ON |
| Vos | Input offset voltage ⁵ | T _A = 25°C Over temp. | | ±2.0 ±9 | ±7.0 ±15 | | ±3.0 | ±20 ±40 | mV |
| V _{CM} | Input common mode voltage range ⁶ | T _A = 25° C Over temp. | 0 | | V+-1.5 V+-2.0 | | | V+-1.5 V+-2.0 | V |
| VIDR | Differential input voltage4 | Keep all V _{IN's} ≥ 0Vdc (or V-if need) | | | V+ | | | V+ | ٧ |
| lB | Input bias current ⁷ | $I_{3N(+)}$ or $I_{3N(-)}$ with output in linear range $T_A=25^{\circ}C$ Over temp. | | 25 200 | 250 500 | | 25 | 500 1000 | n.A |
| los | Input offset current | I _{IN(+)} - I _{IN(} -) T _A = 25° C Over temp. | | ±5 ±50 | ±50 ±200 | - | ±5 | | nA nA |
| loL | Output sink current | $V_{IN(-)} \ge 1Vdc,$ $V_{IN(+)} = 0, V_0 \le 1.5Vdc,$ $T_A = 25^{\circ}C$ $V_0 = 800mV,$ Over temp. | 6.0 | 16 | | 2.0 | | | m.A |
| Іон | Output leakage current | $\begin{split} V_{IN(+)} & \geq 1 V dc, \ V_{IN(-)} = 0 \\ V_0 & = 5 V dc, \ T_A = 25^\circ C \\ V_0 & = 30 V \ Over \ temp. \\ V_0 & = 28 V \ T_A = 25^\circ \ C \end{split}$ | | 0.1 | 1.0 | | 0.1 | 1.0 | n.Α μ.Α |
| lcc | Supply current | R _L = ∞ on comparators, V+ = 5Vdc, T _A = 25°C V+ = 30V, T _A = 25°C V+ = 5 to 28 Vdc, T _A = 25°C | | 0.8 1.0 | 2.0 2.5 | | 0.8 | 2.0 | m <i>A</i> |
| Αv | Voltage gain | $R_L \ge 15k\Omega$, $V+ = 15Vdc$ $T_A = 25^{\circ}C$ | 25 | 100 | | 2 | 100 | | V/m |
| Vol | Saturation voltage | $\begin{array}{c} V_{\text{IN}(^-)} \geq 1 \text{Vdc}, \\ V_{\text{IN}(^+)} = 0, \ I_{\text{SINK}} \leq 4 \text{mA} \\ T_{\text{A}} = 25^{\circ} \text{C} \\ \text{Over temp.} \\ I_{\text{SINK}} = 2 \text{mA}, \ V+ = 5 \text{V} \\ \text{to 28V, } T_{\text{A}} = 25^{\circ} \text{C} \end{array}$ | | 400 | 400 700 | | 150 | 400 | m۱ |
| TLSR | Large signal response time | $\begin{aligned} V_{IN} &= TTL \ logic \ swing, \\ V_{REF} &= 1.4 V dc, \\ V_{RL} &= 5 V dc, \ R_L = 5.1 k\Omega, \\ T_A &= 25^{\circ} C \end{aligned}$ | | 300 | | | 300 | | ns |
| TR | Response time8 | $V_{RL} = 5Vdc, R_L = 5.1k\Omega,$ $T_A = 25^{\circ}C$ | | 1.3 | | | 1.3 | | μS |

Notes 1-8, refer to preceding page.


LM139/239/339 MC3302/LM2901

TYPICAL APPLICATIONS



LM139/239/339 MC3302/LM2901

TYPICAL PERFORMANCE CHARACTERISTICS



LOW POWER DUAL VOLTAGE COMPARATOR

DESCRIPTION

The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0mV max for two comparators which were designed specifically to operate from a single power supply over a wide range of voltages. Operation from split power supplies is also • possible and the low power supply current . drain is independent of the magnitude of the power supply voltage. These comparators also have a unique characteristic in that the input common mode voltage range includes ... ground, even though operated from a single power supply voltage.

The LM193 series was designed to directly interface with TTL and CMOS. When operated from both plus and minus power supplies, the LM193 series will directly interface with MOS logic where their low power drain is a distinct advantage over standard comparators.

FEATURES

- Wide single supply voltage range 2.0Vdc to 36Vdc or dual supplies ±1.0Vdc to +18Vdc
- independent of supply voltage (2.0mW/comparator at 5.0Vdc)
- Low input biasing current 25nA
- Low input offset current ±5nA and offset
- Input common-mode voltage range in-
- Differential input voltage range equal to the power supply voltage.
- voltage
- DTL, ECL, MOS and CMOS logic sys-

APPLICATIONS

- A/D converters
- Wide range VCO
- MOS clock generator
- High voltage logic gate
- Multivibrators


Very low supply current drain (0.8mA)

- voltage ±2mV
- cludes ground
- Low output 250mV at 4mA saturation
- Output voltage compatible with TTL,


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-------------|------|
| V _{CC} supply voltage | 36 or ±18 | Vdc |
| Differential input voltage | 36 | Vdc |
| Input voltage | -0.3 to +36 | Vdc |
| Power dissipation1 | | |
| Molded DIP | 570 | mW |
| Metal can | 900 | mW |
| Output short circuit to ground2 | Continuous | |
| Input current (V _{IN} < -0.3Vdc) ³ | 50 | mA |
| Operating temperature range | | |
| LM193/193A | -55 to +125 | °C |
| LM293/293A | -25 to +85 | °C |
| LM393/393A | 0 to +70 | °C |
| LM2903 | -40 to +85 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering 10 sec.) | 300 | °C |

EQUIVALENT CIRCUIT



PIN CONFIGURATIONS



LOW POWER DUAL VOLTAGE COMPARATOR

LM193/A/293/A/393/A/2903

DC ELECTRICAL CHARACTERISTICS V+ = 5Vdc, LM193/193A: $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ unless otherwise specified. LM293/293A: $-25^{\circ}\text{C} \le T_{A} \le +85^{\circ}\text{C}$ unless otherwise specified. LM393/393A: $0^{\circ}\text{C} \le T_{A} \le +70^{\circ}\text{C}$ unless otherwise specified.

LM2903: -40° C $\leq T_A \leq +85^{\circ}$ C unless otherwise specified.⁷

| | DADAMETER | | | LM19 | 3A | LN | 1293A | /393A | | LM29 | 03 | |
|------|--|--|-----|----------|------------------|-----|-------|------------------|-----|------------|------------------|----------|
| _ | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Input offset voltage5 | T _A = 25°C Over temp. | | ±1.0 | ±2.0 ±4.0 | | ±1.0 | ±2.0 ±4.0 | | ±2.0 ±9 | ±7.0 ±15 | mV |
| Vсм | Input common mode voltage range6,10 | T _A = 25°C Over temp. | 0 | | V+-1.5 V+-2.0 | | | V+-1.5 V+-2.0 | | | V+-1.5 V+-2.0 | ٧ |
| VIDR | Differential input voltage ⁴ | Keep all $V_{IN's} \ge 0Vdc$ (or V-if need) | | | V+ | | | V+ | | | V+ | ٧ |
| lΒ | Input bias current8 | $I_{IN(+)}$ or $I_{IN(-)}$ with output in linear range $T_A=25^{\circ}C$ Over temp. | | 25 | 100 300 | | 25 | 250 400 | | 25 200 | 250 500 | nA |
| los | Input offset current | l _{IN(+)} − l _{IN(−)} T _A = 25° C Over temp. | | ±3.0 | ±25 ±100 | | ±5.0 | ±50 ±150 | | ±5 ±50 | ±50 ±200 | nA nA |
| loL | Output sink current | $V_{(N(-)} \ge 1 V dc, V_{(N(+))} = 0,$ $V_0 \le 1.5 V dc,$ $T_A = 25^{\circ} C$ | 6.0 | 16 | | 6.0 | 16 | | 6.0 | 16 | | mA |
| Іон | Output leakage current | $\begin{array}{c} V_{\text{IN}(+)} \geq 1 \text{Vdc, } V_{\text{IN}(-)} = 0 \\ V_0 = 30 \text{Vdc} \\ \text{Over temp.} \\ V_0 = 5 \text{Vdc, } T_{\text{A}} = 25^{\circ}\text{C} \end{array}$ | | 0.1 | 1.0 | | 0.1 | 1.0 | | 0.1 | 1.0 | μA na |
| Icc | Supply current | $R_L = \infty$ on both comparators. $T_A = 25^{\circ}$ C V + = 30V, over temp. | | 0.8 1 | 1 2.5 | | 0.8 | 1 2.5 | | 0.8 1 | 1 2.5 | mA |
| Αv | Voltage gain | $R_L \ge 15k\Omega$, $V+ = 15Vdc$, $T_A = 25^{\circ}C$ | 50 | 200 | | 50 | 200 | | 25 | 100 | | V/mV |
| Vol | Saturation voltage | $\begin{split} V_{\text{IN}(^-)} &\geq 1 \text{Vdc}, \ V_{\text{IN}(^+)} = 0, \\ I_{\text{SINK}} &\leq 4 \text{mA} \\ T_{\text{A}} &= 25^{\circ} \text{C} \\ \text{Over temp}. \end{split}$ | | 250 | 400 700 | | 250 | 400 700 | | 400 | 400 700 | mV |
| TLSR | Large signal response time | $\begin{split} V_{IN} &= TTL \text{ logic swing,} \\ V_{REF} &= 1.4 \text{Vdc,} \\ V_{RL} &= 5 \text{Vdc, } R_L = 5.1 \text{k}\Omega, \\ T_A &= 25^{\circ}\text{C} \end{split}$ | | 300 | | | 300 | | | 300 | | ns |
| TR | Response time9 | $V_{RL} = 5Vdc, R_L = 5.1k\Omega,$ $T_A = 25^{\circ}C$ | | 1.3 | | | 1.3 | | | 1.3 | | μS |

LOW POWER DUAL VOLTAGE COMPARATOR

LM193/A/293/A/393/A/2903

DC ELECTRICAL CHARACTERISTICS (Cont'd) V+ = 5Vdc, LM193/193A: -55°C ≤ TA ≤ +125°C unless otherwise specified.

LM293/293A: -25° C \leq T_A \leq +85 $^{\circ}$ C unless otherwise specified. LM393/393A: 0° C \leq T_A \leq +70 $^{\circ}$ C unless otherwise specified. LM2903: -40° C \leq T_A \leq +85 $^{\circ}$ C unless otherwise specified.

| | | | | LM19 | 3 | L | M293/3 | 193 | |
|------------------|-------------------------------------|--|-----|------|------------------|-----|--------|------------------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Vos | Input offset voltage ⁵ | T _A = 25° C Over temp. | | ±2.0 | ±5.0 ±9.0 | | ±2.0 | ±5.0 ±9.0 | mV |
| Vсм | Input common mode voltage range6,10 | T _A = 25° C Over temp. | 0 | | V±-1.5 V±-2.0 | | | V±-1.5 V±-2.0 | |
| V _{IDR} | Differential input voltage4 | Keep all V _{IN's} ≥ 0Vdc (or V-if need) | | | V+ | | | V+ | ٧ |
| ĬΒ | Input bias current ⁸ | $I_{ N(+)}$ or $I_{ N(-)}$ with output in linear range $T_A=25^{\circ}C$ Over temp. | | 25 | 100 300 | | 25 | 250 400 | nA |
| los | Input offset current | $I_{IN(+)} - I_{IN(-)}$ $T_A = 25^{\circ}C$ Over temp. | | ±3.0 | ±25 ±100 | | ±5.0 | ±50 ±150 | nA nA |
| loL | Output sink current | $V_{IN(^-)} \ge 1Vdc, \ V_{IN(^+)} = 0, \ V_0 \le 1.5Vdc, \ T_A = 25^{\circ}C$ | 6.0 | 16 | | 6.0 | 16 | | mA |
| Юн | Output leakage current | $V_{\text{IN}(+)} \ge 1 \text{Vdc}, V_{\text{IN}(-)} = 0$ $V_0 = 5 \text{Vdc},$ $T_A = 25^{\circ}\text{C}$ $V_0 = 30 \text{Vdc}, \text{ over temp}.$ | | 0.1 | 1.0 | | 0.1 | 1.0 | nΑ μΑ |
| lcc | Supply current | $R_L = \infty$ on both comparators $T_A = 25^{\circ}C$ V+ = 30V, over temp. | | 0.8 | 1 2.5 | | 0.8 | 1 2.5 | mA |
| Αv | Voltage gain | $R_L \ge 15K\Omega$, V+ = 15Vdc | 50 | 200 | | 50 | 200 | | V/mV |
| VoL | Saturation voltage | $V_{\text{IN}(^-)} \ge 1 \text{Vdc}, \ V_{\text{IN}(+)} = 0, \ I_{\text{SINK}} \le 4 \text{mA} \ T_{\text{A}} = 25^{\circ} \text{C} \ \text{Over temp.}$ | | 250 | 400 700 | | 250 | 400 700 | mV |
| TLSR | Large signal response time | $V_{IN} = TTL$ logic swing, $V_{REF} = 1.4Vdc$, $V_{RL} = 5Vdc$, $R_L = 5.1k\Omega$, $T_A = 25^{\circ}C$ | | 300 | | | 300 | | ns |
| TR | Response time ⁹ | $V_{RL}=5Vdc,$ $R_{L}=5.1k\Omega,$ $T_{A}=25^{\circ}C$ | | 1.3 | | | 1.3 | | μS |

NOTES

- 1. For operating at high temperatures, the LM393/393A and LM2903 must be derated based on a 125°C maximum junction temperature and a thermal resistance of 175°C/W which applies for the device soldered in a printed circuit board, operating in a still air ambient. The LM193/193A/293/293A must be derated based on a 150°C maximum junction temperature. The low bias dissipation and the "On-Off" characteristics of the outputs keeps the chip dissipation very small (P_D ≤ 100mW), provided the output transistors are allowed to saturate.
- Short circuits from the output to V+ can cause excessive heating and eventual
 destruction. The maximum output current is approximately 20mA independent of the
 propriets of V4.
- 3. This input current will only exist when the voltage at any of the input leads is driven negative. It is due to the collector-base junction of the input PNP transistors becoming forward biased and thereby acting as input diode clamps. In addition to this diode action, there is also lateral NPN parasitic transistor action on the IC chip. This transistor action can cause the output voltages of the comparators to go to the V+ voltage level for to ground for a large overdrivel for the time duration that an input driven negative. This is not destructive and normal output states will re-establish when the input voltage, which was negative, again returns to a value greater than -0.3Vdc.
- 4. Positive excursions of input voltage may exceed the power supply level. As long as the other voltage remains within the common-mode range, the comparator will provide a proper output state. The low input voltage state must not be less than -0.3Vdc (Vdc below the magnitude of the negative power supply, if used).
- 5. At output switch point, $V_0\cong 1.4 Vdc$, $R_S=0\Omega$ with V+ from 5Vdc to 30Vdc; and over the full input common-mode range (0Vdc to V+ -1.5Vdc).
- 6. The input common-mode voltage or either input signal voltage should not be allowed to go negative by more than 0.3V. The upper end of the common-mode voltage range is V+ -1.5V, but either or both inputs can go to 30Vdc without damage.
- 7. With the LM293/293A, all temperature specifications are limited to $-25^{\circ}C \leq T_A \leq +85^{\circ}C$ and the LM393/393A, all temperature specifications are limited to $0^{\circ}C \leq T_A \leq +70^{\circ}C$. The LM2903 is limited to $-40^{\circ}C \leq T_A \leq 85^{\circ}C$.
- 8. The direction of the input current is out of the IC due to the PNP input stage. This current is essentially constant, independent of the state of the output so no loading change exists on the reference or input lines.
- 9. The response time specified is for a 100mV input step with a 5mV overdrive.
- 10. For input signals that exceed V_{CC}, only the overdriven comparator is affected. With a 5V supply, V_{IN} should be limited to 25V max, and a limiting resistor should be used on all inputs that might exceed the positive supply.


FEATURES

- 12ns maximum guaranteed propagation delay
- 20µA maximum input bias current
- TTL compatible strobes and outputs
- Large common mode input voltage range
- Operates from standard supply voltages
- · Military qualifications pending

APPLICATIONS

- . MOS memory sense amp
- A-to-D conversion
- · High speed line receiver


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|----------------------------------|---|------------------------|------|
| | Supply voltage | | V |
| V+ | Positive | +7 | |
| V- | Negative | -7 | |
| V _{IDR} | Differential input voltage | ±6 | V |
| V _{IN} | Input voltage Common mode Strobe/gate | ±5 +5.25 | V |
| P _D T _A | Power dissipation Operating temperature range | 600 | mW |
| | NE521 SE521 | 0 to 70 -55 to +125 | °C |
| T _{stg} | Storage temperature range | -65 to +150 | °C |
| , | Lead temperature (solder, 60 sec) | +300 | °C |

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



NE/SE521

DC ELECTRICAL CHARACTERISTICS V+ = +5V, V- = -5V, T_A = -55 to +125°C unless otherwise specified

| | | | , | SE LIMIT | s | UNITS |
|------------------|---|--|-------------|-------------|--------------|--------------------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNITS |
| Vos | Input offset voltage At 25°C Over temperature range | V+ = +4.5V, V- = -4.5V | | 6 | 7.5 15 | mV |
| BIAS | Input bias current At 25°C Over temperature range | V+ = +5.5V, V- = -5.5V | | 7.5 | 20 40 | μΑ |
| os | Input offset current At 25°C Over temperature range | V+ = +5.5V, V- = -5.5V | | 1.0 | 5 12 | μΑ |
| ^V СМ | Common mode voltage range | V+ = +4.5V, V- = -4.5V | ±3 | | | V |
| ViL | Low level input voltage At 25°C Over temperature | | | | 0.8 0.7 | V |
| ViH | High level input voltage | | 2.0 | | | V |
| I _{IH} | Input current High | V+ = +5.5V, V- = -5.5V VIH = 2.7V 1G or 2G strobe Common strobe S | | | 50 100 | μ Α μ Α |
| IIL | Low | V _{IL} = 0.5V 1G or 2G strobe Common strobe S | | | -2.0 -4.0 | mA mA |
| V _{OL} | Output voltage High Low | VI(S) = 2.0V V+ = +4.5V, V- = -4.5V, I_OAD = -1mA V+ = +4.5V, V- = -4.5V, I_OAD= 10mA T _A = 25°C, I _{LOAD} = 20mA | 2.5 | 3.4 | 0.5 0.5 | V |
| V+ V- | Supply voltage Positive Negative | | 4.5 -4.5 | 5.0 -5.0 | 5.5 -5.5 | V |
| I _{CC+} | Supply current Positive Negative | V+ = 5.5V, V- = -5.5V, ^T A = 25°C | | 27 -15 | 35 -28 | mA |
| ¹sc | Short circuit output current | | -35 | | -115 | mA |

NE/SE521

DC ELECTRICAL CHARACTERISTICS (Cont'd) V+ = +5V, V- = -5V, T_A = 0 to 70°C unless otherwise specified

| | | | | IE LIMIT | s | UNITS | |
|-----------------|---|---|---------------|-------------|---------------|----------|--|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNITS | |
| vos | Input offset voltage At 25°C Over temperature range | \(\tau + = +4.75\text{V}, \text{V} - = -4.75\text{V} \) | | 6 | 7.5 10 | mV | |
| BIAS | Input bias current At 25°C Over temperature range | V+ = +5.25V, V- = -5.25V | | 7.5 | 20 40 | μΑ | |
| los | Input offset current At 25°C Over temperature range | V+ = +5.25V, V- = -5.25V | | 1.0 | 5 12 | μΑ | |
| ^V СМ | Common mode voltage range | V+ = +4.75V, V- = -4.75V | ±3 | | | V | |
| ЧН | Input current High | V+ = +5.25V, V- = -5.25V VIH = 2.7V 1G or 2G strobe Common strobe S | | | 50 100 | μA μA | |
|) IE | Low | VIL = 0.5V 1G or 2G strobe Common strobe S | | | -2.0 -4.0 | mA mA | |
| V _{OH} | Output voltage High Low | V _I (S) = 2.0V V+ = +4.75V, V- = -4.75V, ¹ LOAD = -1mA V+ = +5.25V, V- = -5.25V, ¹ LOAD = 20mA | 2.7 | 3.4 | 0.5 | V | |
| V+ V- | Supply voltage Positive Negative | | 4.75 -4.75 | 5.0 -5.0 | 5.25 -5.25 | V | |
| CC+ CC- | Supply current Positive Negative | V+ = 5.25V, V- = -5.25V, ^T A = 25°C | | 27 -15 | 35 -28 | mA | |
| ¹sc | Short circuit output current | | -40 | | -100 | mA | |

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}$ C, $R_L = 280 \Omega$ $C_L = 15pF$ V+ = +5V V- = -5V

| | PARAMETER | FROM | | LIMITS | | | UNIT |
|-------------|-----------------------------|--------|--------|--------|-----|-----|------|
| , anamer En | | INPUT | OUTPUT | Min | Тур | Max | |
| arge Signal | Switching Speed | | | | | | |
| | Propagation delay | | | 1 | | - | ns |
| PLH(D) | Low to high ¹ | Amp | Output | 1 [| 8 | 12 | |
| PHL(D) | High to low1 | Amp | Output | 1 1 | 6 | 9 | |
| PLH(S) | Low to high ² | Strobe | Output | | 4.5 | 10 | 1 |
| PHL(S) | High to low ² | Strobe | Output | | 3.0 | 6 | |
| | Maximum operating frequency | | , | 40 | 55 | | MHz |


NOTES


Response time measured from 0V point of ±100mV p-p 10MHz square wave to the 1.5V point of the
output


^{2.} Response time measured from 1.5V point of input to 1.5V point of the output


NE/SE521


TYPICAL PERFORMANCE CHARACTERISTICS



















OUTPUT VOLTAGE VS AMBIENT TEMPERATURE



INPUT BIAS CURRENT vs AMBIENT TEMPERATURE



INPUT OFFSET CURRENT vs AMBIENT TEMPERATURE



NE/SE522


FEATURES

- 15ns maximum guaranteed propagation delay
- 20µA maximum input bias current
- TTL compatible strobes and outputs
- Open collector output for wire-OR'd applications
- Large common mode input voltage range
- . Operates from standard supply voltages


APPLICATIONS

- MOS memory sense amp
- A-to-D conversion
- · High speed line receiver

PIN CONFIGURATION




BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| PARAME | ARAMETER | | UNIT |
|----------------------|---|-------------------------------|------|
| V+ V- VIDR | Supply voltage Positive Negative Differential input voltage | +7 -7 ±6 | v |
| VIN | Input voltage Common mode Strobe/gate | ±5 ±5.25 | v |
| PD T _A | Power dissipation Operating temperature range NE SE | 600 0 to 70 -55 to +125 | °C |
| T _{stg} | Storage temperature range Lead temperature (solder, 60 sec) | -65 to +150 +300 | °C |

EQUIVALENT SCHEMATIC



NE/SE522

DC ELECTRICAL CHARACTERISTICS ±5V ±10%, T_A = -55 to 125°C unless otherwise specified

| | DADAMETED. | | : | SE LIMIT | S | UNIT |
|------------------|--|--|-------------|-------------|------------------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNII |
| v _{os} | Input offset voltage At 25° C Over temperature range | V+ = +4.5V, V- = -4.5V | | . 6 | 7.5 15. | mV |
| BIAS | Input bias current At 25°C Over temperature range | V+ = +5.5V, V- = -5.5V | | 7.5 | 20. 40. | μA |
| los | Input offset current At 25° C Over temperature range | V+ = +5.5V, V- = -5.5V | | 1.0 | 5. 12. | μΑ |
| VCM | Common mode voltage range | V+ = +4.5V, V- = -4.5V | ±3 | | | ٧ |
| V _I L | Low level input Voltage at 25°C over temperature | | | | .08 .07 | ٧ |
| ViH | High level temperature | | 2.0 | | | V |
| Чн | Input current High | V+ = +5.5V, V- = -5.5V V _{IH} = 2.7V 1G or 2G strobe Common strobe S | | | 50 100 | μΑ Αμ |
| IIL | Low | V _{IL} = 0.5V 1G 2G strobe Common strobe S | | | -2 -4 | mA mA |
| V _{OL} | Output voltage Low | V+ = +4.5V, V- = -4.5V $I_{OL} = 20mA, T_A = 25^{\circ}C$ $I_{OL} = 10mA$ | | | . 5 .5 | V |
| ГОН | Output current High | $V_{CC+} = +4.5$, $V_{CC-} = -4.5V$, $V_{OH} = 5.5V$ | | | 250 | μΑ |
| V+ V- | Supply voltage Positive Negative | | 4.5 -4.5 | 5.0 -5.0 | 5.5 -5.5 | V |
| ICC+ ICC- | Supply current Positive Negative | V+ = 5.5V, V- = -5.5V | | 27 -15 | 35 - 28 | mA |

NE/SE522

DC ELECTRICAL CHARACTERISTICS (Cont'd) ±5V ±5%, TA = 0 to 70°C unless otherwise specified

| | | | | E LIMIT | S | |
|--------------|--|---|---------------|-------------|---------------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Vos | Input offset voltage At 25° C Over temperature range | V+ = +4.75V, V- = -4.75V | | 6 | 7.5 10 | m∨ |
| IBIAS | Input bias current At 25°C Over temperature range | V+ = +5.25V, V- = -5.25V | | 7.5 | 20 40 | μА |
| los | Input offset current At 25°C Over temperature range | V+ = +5.25V, V- = -5.25V | | 1.0 | 5 12 | μΑ |
| VСМ | Common mode voltage range | V+ = +4.75V, V- = -4.75V | ±3 | | | V |
| ΊΗ | Input current High | $V+ = +5.25V, V- = -5.25V$ $V_{1H} = 2.7V$ 1G or 2G strobe Common strobe S | | | 50 100 | μΑ μΑ |
| IIL | Low | V _{IL} = 0.5V 1G 2G strobe Common strobe S | | | -2.0 -4.0 | mA mA |
| VOL | Output voltage Low | $V+ = +5.25V$, $V- = -5.25V$, $V_{1 (S)} = 2.0V$ $I_{LOAD} = 20mA$ | | | 0.5 | ٧ |
| ГОН | Output current High | V _{CC+} = +4.75, V _{CC-} = -4.75V, V _{OH} = 5.25V | | | 250 | μΑ |
| V+ V- | Supply voltage Positive Negative | | 4.75 -4.75 | 5.0 -5.0 | 5.25 -5.25 | V |
| ICC+ ICC- | Supply current Positive Negative | V+ = 5.25V, V- = -5.25V, T _A = 25°C | | 27 -15 | 50 -28 | mA |

AC ELECTRICAL CHARACTERISTICS $\rm T_A$ = 25°C, $\rm R_L$ = 280 $\rm \Omega$, $\rm C_L$ = 15pF

| | | FROM | то | LIMITS | | | UNIT |
|---------------------------------|---|--------------------------------|--------------------------------------|--------|-------------------|---------------------|-----------|
| | PARAMETER | INPUT | OUTPUT | Min | Тур | Max | |
| | Input resistance Input capacitance | | | | 4 3 | | kΩ pF |
| tPLH(D) tPHL(D) tPHL(S) tPHL(S) | Switching Speed Propagation delay Low to high¹ High to low¹ Low to high² High to low² Maximum operating frequency | Amp Amp Strobe Strobe | Output Output Output Output | 25 | 10 8 6 5 | 15 12 13 9 | ns MHz |


NOTES


^{1.} Response time measured from 0V point of ±100mV p-p 10MHz square wave to the 1.5V point of the


^{2.} Response time measured from 1.5V point of input to 1.5V point of the output

NE/SE522


TYPICAL PERFORMANCE CHARACTERISTICS














PROPAGATION DELAY FOR VARIOUS INPUT VOLTAGES



INPUT BIAS CURRENT VS
AMBIENT TEMPERATURE



INPUT OFFSET CURRENT VS AMBIENT TEMPERATURE



DESCRIPTION

The SE/NE527 is a high speed analog voltage comparator which, in the first time mates state-of-the-art Schottky diode technology with the conventional linear process. This allows simultaneous fabrication of high speed T2L gates with a precision linear amplifier on a single monolithic chip. The SE/NE527 is similar in design to the Signetics SE/NE529 voltage comparator except that it incorporates a "Emitter Follower" input stage for extremely low input currents. This opens the door to a whole new range of applications for analog voltage comparators.


FEATURES

- 15ns propagation delay
- Complementary output gates
- TTL or ECL compatible outputs
- Wide common mode and differential voltage range
- . Mil std 883A,B,C available


APPLICATIONS

- A/D conversion
- . ECL to TTL interface
- . TTL to ECL interface
- Memory sensing . Optical data coupling


BLOCK DIAGRAM



PIN CONFIGURATIONS



EQUIVALENT SCHEMATIC



NE/SE527

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-------------------------------------|-------------|--------|
| Positive supply voltage (V1+) | +15 | V |
| Negative supply voltage (V1-) | -15 | V |
| Gate supply voltage (V2+) | +7 | V |
| Output voltage | +7 | V |
| Differential input voltage | ±5 | l v |
| Input common mode voltage | ±6 | l v |
| Power dissipation | 600 | mW |
| Operating temperature range | | |
| NE527 | 0 to +70 | °C |
| SE527 | -55 to +125 | °C |
| Storage temperature range | -65 to +150 | l °c ∣ |
| Lead temperature (soldering, 60sec) | +300 | °C |

DC ELECTRICAL CHARACTERISTICS $V_{1+} = 10V$, $V_{1-} = -10V$, $V_{2+} = +5.0V$

| PARAMETER | TEST CONDITIONS | | SE527 | | NE527 | | | UNIT |
|-----------------------------|---|----------|-------|-----|-------|-----|------|---------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | ווֹאַ |
| INPUT CHARACTERISTICS | • | | [| | | | | |
| Input offset voltage @ 25°C | |] | İ | 4 | | | 6 | m۷ |
| Over temperature range | | | | 6 | | ĺ | 10 | mV |
| Input bias current @ 25°C | | | | 2 | | l | 2 | μΑ |
| Over temperature range | | | 1 | 4 | j | | 4 | μΑ |
| Input offset current @ 25°C | | | | 0.5 | | | 0.75 | μΑ |
| Over temperature range | V _{IN} = 0V | | | 1 | | | 1 | μΑ |
| GATE CHARACTERISTICS | | | | | | | | |
| Output voltage | | | | İ | | Ì | | |
| "1" State | $V_{2}^{+} = 4.75V$, $I_{SOURCE} = -1mA$ | 2.5 | 3.3 | | 2.7 | 3.3 | i l | ٧ |
| "0" State | $V_{2^+} = 4.75V$, $I_{SINK} = 10mA$ | <u> </u> | | 0.5 | | | 0.5 | V |
| Strobe inputs | | 1 | | ĺ | | | | |
| "0" Input current | $V_{2}^{+} = 5.25V, V_{STROBE} = 0.5V$ | [| ſ | -2 | ĺ | 1 | -2 | mA |
| "1" Input current @ 25°C1 | $V_{2^{+}} = 5.25V, V_{STROBE} = 2.7V$ | | | 50 | | | 100 | μA |
| Over temperature range | $V_{2}^{+} = 5.25V, V_{STROBE} = 2.7V$ | 1 | | 200 | İ | 1 | 200 | μΑ |
| "0" Input voltage | $V_{2^+} = 4.75V$ | | j | 0.8 | İ | | 0.8 | v |
| "1" Input voltage | $V_{2^{+}} = 4.75V$ | 2.0 | l | | 2.0 | | | V |
| Short circuit | | | | | | | | |
| Output current | $V_{2^+} = 5.25V, V_{OUT} = 0V$ | -18 | | -70 | -18 | | -70 | mA |
| POWER SUPPLY REQUIREMENTS | | | | | | | | |
| Supply voltage | | | İ | | | | | |
| V ₁ + | | 5 | | 10 | 5 | | 10 | ٧ |
| V ₁ - | | -6 | | -10 | -6 | | -10 | ٧ |
| V ₂ + | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | ٧ |
| Supply current | $V_{1^+} = 10V$, $V_{1^-} = -10V$ | | | | | | | |
| | $V_{2^+} = 5.25V$ | | | | 1 | 1 | | |
| I ₁ + | Over temp. | | | 5 | | Ì | 5 | mA |
| I ₁ - | Over temp. | | | 10 | | | 10 | mA |
| 12+ | Over temp. | | | 20 | 1 | | 20 | mΑ |

NOTES

^{1.} Strobe input current test conditions

| INPUT A (VIN) | INPUT B | | STROBE A | STROBE B |
|---------------|---------|---------|----------|----------|
| > V Offset | GND | Measure | IIL | IIH . |
| < V Offset | GND | Measure | IIH | IIL · |


^{2.} Parameters are guaranteed over the temperature range unless otherwise specified.

NE/SE527

AC ELECTRICAL CHARACTERISTICS T_A = 25°C unless otherwise specified.

| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
|---|-----------------------------------|-----|-----|-----|------|
| Transient response propagation delay time | $V_{IN} = \pm 100 \text{mV step}$ | | | | |
| tplH | | l l | 16 | 26 | ns |
| tphL | | | 14 | 24 | ns |
| Delay between output A and B | | | 2 | 5 | ns |
| Strobe delay time | | | | | |
| t _{on} Turn-on time | | | 6 | | ns |
| toff Turn-off time | | | 6 | | ns |

TYPICAL PERFORMANCE CHARACTERISTICS





APPLICATIONS


One of the main features of the device is that supply voltages (V1+, V1-) need not be balanced, as indicated in the following diagrams. For proper operation, however, negative supply (V1-) should always be at least six volts more negative than the ground terminal (pin 6). Input Common Mode range should be limited to values of two volts less than the supply voltages (V1+ and V1-) up to a maximum of ±6 volts as supply voltages are increased.


It is also important to note that Output A is in phase with Input A and Output B is in phase with Input B.

TYPICAL APPLICATIONS









The SE/NE529 is a high speed analog voltage comparator which, for the first time mates state-of-the-art Schottky diode technology with the conventional linear process. This allows simultaneous fabrication of high speed T2L gates with a precision linear amplifier on a single monolithic chip.


FEATURES

- 10ns propagation delay
- Complementary output gates
- TTL or ECL compatible outputs
- · Wide common mode and differential voltage range

APPLICATIONS

- A/D conversion
- ECL to TTL interface
- TTL to ECL interface
- Memory sensing
- Optical data coupling
- . Mil std 883A,B,C available


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-------------|------|
| Positive supply voltage (V1+) | +15 | V |
| Negative supply voltage (V1-) | -15 | v |
| Gate supply voltage (V2+) | +7 | l v |
| Output voltage | +7 | l v |
| Differential input voltage | ±5 | l v |
| Input common mode voltage | ±6 | v |
| Power dissipation | 600 | mW |
| Operating temperature range | | 1 |
| NE529 | 0 to +70 | °C |
| SE529 | -55 to +125 | l °C |
| Storage temperature range Lead temperature | -65 to +150 | °C |
| (soldering, 60 sec) | +300 | °c |

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



NE/SE529

DC ELECTRICAL CHARACTERISTICS $V_1+=+10V$, $V_2+=+5.0V$, $V_{1-}=-10V$

| PARAMETER | TEST CONDITIONS | SE529 NE5 | | NE529 | | | | |
|---|--|----------------|-----|------------------------|-----------------|-----|-------------------------|--------------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| INPUT CHARACTERISTICS Input offset voltage @25°C Over temperature range | | | | 4 6 | | | 6 10 | mV mV |
| Input bias current @25°C Over temperature range | V _{IN} = 0V | | 5 | 12 36 | | 5 | 20 50 | μ Α μ Α |
| Input offset current @25°C Over temperature range | $V_{IN} = 0V$ | | 2 | 3 | | 2 | 5 15 | μ Α μ Α |
| GATE CHARACTERISTICS Output voltage "1" state "0" state | V ₂ + = 4.75V, l _{source} = -1mA V ₂ + = 4.75V, l _{sink} = 10mA | 2.5 | 3.3 | 0.5 | 2.7 | 3.3 | 0.5 | V |
| Strobe inputs "0" Input current "1" Input current @ 25°C Over temperature range "0" input voltage "1" input voltage | V ₂ + = 5.25V, V _{strobe} = 0.5V V ₂ + = 5.25V, V _{strobe} = 2.7V V ₂ + = 5.25V, V _{strobe} = 2.7V V ₂ + = 4.75V V ₂ + = 4.75V | 2.0 | | -2 50 200 0.8 | 2.0 | | -2 100 200 0.8 | mA μA μA V V |
| Short circuit Output current | $V_2+ = 5.25V, V_{OUT} = 0V$ | -18 | | -70 | -18 | | -70 | mA |
| POWER SUPPLY REQUIREMENTS Supply voltage V ₁ + V ₁ - V ₂ + | | 5 -6 4.5 | 5 | 10 -10 5.5 | 5 -6 4.75 | 5 | 10 -10 5.25 | V V V |
| Supply current | $V_{1}+=10V, V_{1}-=-10V$ $V_{2}+=5.25V$ | | | | | | | |
| l ₁ + l ₁ - l ₂ + | Over temp. Over temp. Over temp. | | | 5 10 20 | | | 5 10 20 | mA mA mA |

NOTES

Strobe input current test conditions


| INPUT A (V _{IN}) | INPUT B | | STROBE A | STROBE B |
|----------------------------|---------|---------|----------|----------|
| > V Offset | GND | Measure | IIL | шн |
| < V Offset | GND | Measure | IIH | IIL |

^{2.} Parameters are guaranteed over the temperature range unless otherwise specified.

AC ELECTRICAL CHARACTERISTICS TA = 25°C

| PARAMETER | TEST CONDITIONS | LIMITS | | | |
|--|-------------------------------|--------|---------------|---------------|----------------|
| PANAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Transient response Propagation delay time tplH tpHL | V _{IN} = ±100mV step | | 12 10 2 | 22 20 5 | ns ns |
| Delay between output A and B Strobe delay time ton turn-on time toff turn-off time | | | 6 6 | 5 | ns ns ns |

TYPICAL PERFORMANCE CHARACTERISTICS





APPLICATIONS


One of the main features of the device is that supply voltages (V1+, V1-) need not be balanced, as indicated in the following diagrams. For proper operation, however, negative supply (V1-) should always be at least six volts more negative than the ground terminal (pin 6). Input Common Mode range should be limited to values of two volts less than the supply voltages (V1+ and V1-) up to a maximum of ±6 volts as supply voltages are increased.


It is also important to note that Output A is in phase with Input A and Output B is in phase with Input B.

TYPICAL APPLICATIONS









Section 9 Interface Products

| | | i |
|--|--|---|
| | | |

INDEX

| Section 9 — Interface Products | 8 | 9-3 9-3 9-5 9-9 9-11 |
|--------------------------------|--------------------------------|----------------------------------|
| Index | | |
| Product Data | | 9-1 |
| DS7820/8820 | Dual Line Pensiver | 9-3 |
| DS7820A/8820A | Dual Line Receiver | 9-3 |
| | Dual Line Receiver | 9-5 |
| DS7830/8830 | Dual Differential Line Driver | 9.9 |
| MC1488 | Quad Line Driver | 0 11 |
| MC1489/1489A | Quad Line Receivers | 9-11 |
| NE590/591 | Addressable Poviebovel Divisor | 9-14 |
| NE5090 | Addressable Peripheral Drivers | 9-16 |

9

DESCRIPTION


The DS7820, specified from -55°C to 125°C, and the DS8820, specified from 0°C to 70°C, are digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits.

The response time can be controlled with an external capacitor to eliminate noise spikes, and the output state is determined for open inputs. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820 and the DS8820 are specified, worst case, over their full operating temperature range, for ± 10 -percent supply voltage variations and over the entire input voltage range.

FEATURES

- Operation from a single +5V logic supply
- Input voltage range of ±15V
- Independent channel strobing
- High input resistance
 Fanout of two with DTL or TTL
- Output can be wire OR'ed
- DS7820 Mil std 883A,B,C available

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | |
|-----------------------------|-------------|------|--|
| Supply voltage | 8.0 | V | |
| Input voltage | ±20 | l v | |
| Differential input voltage | ±20 | lv | |
| Strobe voltage | 8.0 | l v | |
| Output sink current | 25 | mA | |
| Power dissipation | 600 | mW | |
| Operating temperature range | | 1 | |
| DS7820 | -55 to +125 | l ∘c | |
| D\$8820 | 0 to 70 | °C | |
| Lead temperature | | | |
| (soldering, 10sec) | 300 | °C | |

NOTE

CIRCUIT SCHEMATIC



[&]quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DC ELECTRICAL CHARACTERISTICS

Specifications apply for $4.5V \le V_{CC} \le 5.5$, -15V ≤ V_{CM} ≤ 15V and -55°C ≤ T_A ≤ +125°C for the DS7820 or 0° C \leq T_A \leq +70° C for the DS8820 unless otherwise specified. Typical values given are for V_{CC} = 5.0V, T_A = 25°C and \dot{V}_{CM} = 0V unless stated differently,1,2,3

| DADAMETED | | TEST COMPLETIONS | | DS7820 | | ı | DS8820 | | UNIT |
|------------------------------------|--|--|-------------------|---------------------|---------------------|-------------------|---------------------|---------------------|----------------|
| | PARAMETER | | | Max | Min Typ | | Max | - ONIT | |
| V _{TH} V _{TH} | Input threshold Input threshold | $V_{IN} = 0V$ $-15V \le V_{IN} \le 15V$ | -0.5 -1.0 | 0 | 0.5 1.0 | -0.5 -1.0 | 0 | 0.5 1.0 | V V |
| V _{OH} V _{OL} | High output level Low output level | $I_{OUT} \le -0.2$ mA $I_{SINK} \le 3.5$ mA | 2.5 0 | | 5.5 0.4 | 2.5 0 | | 5.5 0.4 | V V |
| RIN - RIN + RT | Inverting input resistance Noninverting input resistance Line termination resistance | | 3.6 1.8 120 | 5.0 2.5 170 | 250 | 3.6 1.8 120 | 5.0 2.5 170 | 250 | kΩ kΩ Ω |
| Ist Ist | Strobe current Strobe current | V _{Strobe} = 0.4V V _{Strobe} = 5.5V | | 1.0 | 1.4 -5 | | 1.0 | 1.4 -5 | mA μA |
| lcc lcc lcc | Supply current ³ Supply current ³ Supply current ³ | $V_{IN} = 15V$ $V_{IN} = 0V$ $V_{IN} = -15V$ | | 3.2 5.8 8.3 | 6.0 10.2 15.0 | | 3.2 5.8 8.3 | 6.0 10.2 15.0 | mA mA mA |
| lin + lin + lin + | Noninverting input current Noninverting input current Noninverting input current | $V_{IN} = 15V$ $V_{IN} = 0V$ $V_{IN} = -15V$ | -1.6 -9.8 | 3.0 -1.0 -7.0 | 7.0 | -1.6 -9.8 | 5.0 -1.0 -7.0 | 7.0 | mA mA mA |
| lin - lin - lin - | Inverting input current Inverting input current Inverting input current | $V_{IN} = 15V$ $V_{IN} = 0V$ $V_{IN} = -15V$ | -4.2 | 3.0 0 -3.0 | 4.2 -0.5 | -4.2 | 3.0 0 -3.0 | 4.2 -0.5 | mA mA mA |


NOTES

- 1. All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.
- 2. Only one output at a time should be shorted.
- 3. The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.

AC ELECTRICAL CHARACTERISTICS

| DADAMETED | TEST | | DS7820 |) | | DS8820 |) | UNIT |
|--|--|-----|-----------|-----|-----|-----------|-----|----------|
| PARAMETER | CONDITIONS | Min | Тур | Max | Min | Тур | Max | 01111 |
| T _R Response time T _R Response time | C _{delay} = 0 C _{delay} = 100pF | | 40 150 | | | 40 150 | | ns ns |

DS7820-DS8820 TYPICAL APPLICATION



†Exact value depends on line length

Vcc is 4.5V to 5.5V for both the DS7820 and DS7830 Optional to control response time

DESCRIPTION


The DS7820A and the DS8820A are improved performance digital line receivers with two completely independent units fabricated on a single silicon chip. Intended for use with digital systems connected by twisted pair lines, they have a differential input designed to reject large common mode signals while responding to small differential signals. The output is directly compatible with RTL, DTL or TTL integrated circuits.

The response time can be controlled with an external capacitor to reject input noise spikes. The output state is a logic "1" for both inputs open. Termination resistors for the twisted pair line are also included in the circuit. Both the DS7820A and the DS8820A are specified, worst case, over their full operating temperature range (–55°C to 125°C and 0°C to 70°C respectively), over the entire input voltage range, for $\pm 10\%$ supply voltage variations.

FEATURES

- Operation from a single +5V logic supply
- Input voltage range of ±15V
- . Strobe low forces output to "1" state
- · High input resistance
- Fanout of ten with either DTL or TTL integrated circuits
- · Outputs can be wire OR'ed
- Series 54/74 compatible

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS*

| PARAMETER | RATING | UNIT |
|-----------------------------|-------------|------|
| Supply voltage | 8.0 | v |
| Input voltage | ±20 | l v |
| Differential input voltage | ±20 | l v |
| Strobe voltage | 8.0 | l v |
| Output sink current | 50 | mA |
| Power dissipation | 600 | mW |
| Operating temperature range | | |
| D\$7820A | -55 to +125 | °C |
| DS8820A | 0 to +70 | ۰č |
| Lead temperature | 300 | ۰č |
| (soldering, 60sec) | | |

^{*}NOTE

EQUIVALENT SCHEMATIC



[&]quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

DS7820A/DS8820A

DC ELECTRICAL CHARACTERISTICS T_A = 25°C unless otherwise specified.1.2.3.4

| | | | | DS7820A/DS8820A | | | | | | | | | |
|------------------------------------|--|---|--|---------------------------|--------------------------------|----------------------------|----------------|---------------------------|--|-----|-----|-----|------|
| PARAMETER | | PARAMETER TEST CONDITIONS | | PARAMETER TEST CONDITIONS | | PARAMETER TEST CONDITIONS | | PARAMETER TEST CONDITIONS | | Min | Тур | Max | UNIT |
| V _{TH} | Differential threshold voltage | V _{OUT} ≥ 2.5V -1 l _{OUT} = +16mA -3 | 3V ≤ V _{CM} ≤ +3V 5V ≤ V _{CM} ≤ +15V 3V ≤ V _{CM} ≤ +3V 5V ≤ V _{CM} ≤ +15V | | 0.06 0.06 -0.08 -0.08 | 0.5 1.0 -0.5 -1.0 | V V V | | | | | | |
| Rı- | Inverting input resistance | -15V ≤ V _{CM} ≤ +15V | | 3.6 | 5 | | kΩ | | | | | | |
| Rı⁺ | Non-inverting input resistance | -15V ≤ V _{CM} ≤ +15V | | 1.8 | 2.5 | | kΩ | | | | | | |
| RT | Line termination resistance | | | 120 | 170 | 250 | Ω | | | | | | |
| lı" | Inverting input current | V _{CM} = 15V V _{CM} = 0V V _{CM} = -15V | | | 3.0 0 -3.0 | 4.2 -0.5 -4.2 | mA mA mA | | | | | | |
| lı + | Non-inverting input current | V _{CM} = 15V V _{CM} = 0V V _{CM} = -15V | | | 5.0 -1.0 -7.0 | 7.0 -1.6 -9.8 | mA mA mA | | | | | | |
| Icc | Power supply current | V _{DIFF} = -1V, I _{OUT} = Logical "0" V _{DIFF} = -0.5V, | V _{CM} = 15V V _{CM} = -15V V _{CM} = 0V | | 3.9 9.2 6.5 | 6.0 14.0 10.2 | mA mA mA | | | | | | |
| Voh Vol | Logical "1" output voltage Logical "0" output voltage | $I_{OUT} = -400 \mu A,$ $I_{OUT} = +16 m A,$ | | 2.5 0 | 4.0 0.22 | 5.5 0.4 | V | | | | | | |
| V _{SH} V _{SL} | Logical "1" strobe input voltage Logical "0" strobe input voltage | I _{OUT} = +16mA, V _{OUT} ≤ I _{OUT} = -400µA, V _{OUT} ≥ | | 2.1 | | 0.9 | V V | | | | | | |
| Ish Ist | Logical "1" strobe input current Logical "0" strobe input current | VSTROBE = 5.5V, VSTROBE = 0.4V, | | | 0.01 -1.0 | 5.0 -1.4 | μA mA | | | | | | |
| Isc | Output short circuit current | I _{OUT} = 0V, V _{CC} = 5.5 | V, V _{STROBE} = 0V | -2.8 | -4.5 | -6.7 | mA | | | | | | |

NOTES

AC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 5V unless otherwise specified.

| DADAMETER | | | D\$7820A/D\$8820A | | 820A | | |
|------------------|---|--|-------------------|-----|------|------|--|
| | PARAMETER TEST CONDITIONS | | Min | Тур | Max | UNIT | |
| t _{PD0} | Propagation delay, differential input to "0" output | | | 30 | 45 | ns | |
| tPD1 | Propagation delay, differential input to "1" output | | | 27 | 40 | ns | |
| t _{PD0} | Propagation delay, strobe input to "0" output | | | 16 | 25 | ns | |
| t _{PD1} | Propagation delay, strobe input to "1" output | | | 18 | 30 | ns | |


^{1.} These specifications apply for 4.5V \leq V_{CC} \leq 5.5V, -15V \leq V_{CM} \leq 15V and -55° C \leq T_A \leq $+125^{\circ}$ C for the DS7820A or 0°C \leq T_A \leq +70°C for the DS8820A unless otherwise specified. Typical values given are for V_{CC} = 5.0V, T_A = 25°C and V_{CM} = 0V unless stated differently.

All currents into device pins shown as positive, out of device pins as negative, all voltages referenced to ground unless otherwise noted. All values shown as max or min on absolute value basis.

Only one output at a time should be shorted.


The specifications and curves given are for one side only. Therefore, the total package dissipation and supply currents will be double the values given when both receivers are operated under identical conditions.

TYPICAL PERFORMANCE CHARACTERISTICS




DS7820A/DS8820A


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)




AC TEST CIRCUIT




VOLTAGE WAVEFORM



TYPICAL APPLICATIONS





DESCRIPTION


The DS7830/DS8830 is a dual differential line driver that also performs the dual four-input NAND or dual four-input AND function.

TTL (Transistor-Transistor-Logic) multiple emitter inputs allow this line driver to interface with standard TTL or DTL systems. The differential outputs are balanced and are designed to drive long lengths of coaxial cable, strip line, or twisted pair transmission lines with characteristic impedances of 50Ω to 500Ω . The differential feature of the output eliminates troublesome ground-loop errors normally associated with single-wire transmissions.

FEATURES

- · Single 5 volt power supply
- High speed
- Diode protected outputs for termination of positive and negative voltage transients
- Diode protected inputs to prevent line ringing
- Short circuit protection
- DS7830 Mil std 883A,B,C available


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT | | |
|-------------------------------------|-------------|------|--|--|
| V _{CC} | 7.0 | V | | |
| Input voltage | 5.5 | V | | |
| Operating temperature range | | 1 | | |
| DS7830 | -55 to +125 | l ∘c | | |
| DS8830 | 0 to +70 | l ∘c | | |
| Storage temperature range | -65 to +150 | ∘c | | |
| Lead temperature (soldering, 10sec) | 300 | °C | | |
| - | | 1 | | |

EQUIVALENT SCHEMATIC



DUAL DIFFERENTIAL LINE DRIVER

DS7830/DS8830


ELECTRICAL CHARACTERISTICS T_A = 25°C V_{CC} = 5V unless otherwise specified.1,2

| | | LIMITS | | | l |
|---|--|------------|--------------------|-------------------|-------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Logical "1" input voltage Logical "0" input voltage | | 2.0 | | 0.8 | V V |
| Logical "1" output voltage Logical "1" output voltage Logical "0" output voltage Logical "0" output voltage Logical "1" input current | V _{IN} = 0.8V I _{OUT} = -0.8mA V _{IN} = 0.8V I _{OUT} = -40mA V _{IN} = 2.0V I _{OUT} = +32mA V _{IN} = 2.0V I _{OUT} = +40mA V _{IN} = +2.4V | 2.4 1.8 | 2.9 0.2 0.22 | 0.4 0.5 120 | V V V μΑ |
| Logical "1" input current Logical "0" input current | $V_{IN} = 5.5V$ $V_{IN} = 0.4V$ | | | 2 4.8 | mA mA |
| Output short circuit current ² Supply current | $V_{CC} = 5.0V$ $V_{CC} = 5.0V$ $V_{IN} = 5.0V$ (Each driver) | -40 | -100 11 | -120 18 | mA mA |
| Propagation delay AND gate $\begin{array}{c} t_{pd}1 \\ t_{pd}0 \end{array}$ | T _A = 25°C V _{CC} = 5.0V | | 8 11 | 12 18 | ns ns |
| Propagation delay NAND gate tpd0 | C _L = 15pF See Figure 1 | | 8 5 | 12 8 | ns ns |
| Differential delay t ₁ Differential delay t ₂ | Load, 100Ω and 5000pF See Figure 2 | | 12 12 | 16 16 | ns ns |


NOTES


- 1. Specifications apply for DS7830 -55° C \leq T_A \leq +125° C, V_{CC} = +5V \pm 10%, DS8830 0° C
- ≤ T_A ≤ 70°C, V_{CC} = +5V ±5% unless otherwise specified.
 Applies for T_A ≈ +125°C, only one output at a time to be shorted.

AC TEST CIRCUIT




SWITCHING TIME WAVEFORMS





TYPICAL APPLICATION




DESCRIPTION

The MC1488 is a quad line driver which converts standard DTL/TTL input logic levels through one stage of inversion to output levels which meet EIA Standard No. RS-232C and CCITT Recommendation V.24.

FEATURES

- Current limited output: ±10mA Typ
- Power-off source Impedance: 300 Ω Min
- Simple slew rate control with external capacitor
- · Flexible operating supply range
- Inputs are DTL/TTL compatible


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-------------------------------------|-----------------------------|------|
| Supply voltage V+ | +15 | V |
| V- | -15 | V |
| Input voltage (V _{IN}) | -15 ≤ V _{IN} ≤ 7.0 | V |
| Output voltage | ±15 | V |
| Power dissipation: | | |
| F package | 1000 | mW |
| N package | 800 | mW |
| Operating temperature range | 0 to +75 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering, 10sec) | 300 | °C |

CIRCUIT SCHEMATIC



9-11

QUAD LINE DRIVER

DC ELECTRICAL CHARACTERISTICS $V+=+9.0V\pm1\%,\ V-=-9.0V\pm1\%,\ T_A=0^{\circ}C$ to $+75^{\circ}C$

unless otherwise specified.

All typicals are for V+ = 9.0V, $V_{-} = -9.0V$, and $T_{A} = 25^{\circ} C.^{\star}$


| PARAMETER | TES. | TEST CONDITIONS | | LIMITS | | | |
|---|--|---|--------------------|-------------------------|-------------------------|---------------|--|
| | 120 | | | Тур | Max | UNI | |
| Logic "0" input current Logic "1" input current | $V_{IN} = 0V$ $V_{IN} = +5.0V$ | | | -1.0 .005 | -1.6 10.0 | m.Α | |
| High level output voltage | $R_L = 3.0k\Omega$ $V_{IN} = 0.8V$ | V+ = 9.0V V- = -9.0V V+ = 13.2V | 6.0 9.0 | 7.0 10.5 | | V | |
| Low level output voltage | $R_L = 3.0k\Omega$ $V_{IN} = 1.9V$ | V- = -13.2V V+ = 9.0V V- = -9.0V V+ = 13.2V V- = -13.2V | -6.0 -9.0 | -6.8 -10.5 | | v | |
| High level output Short-circuit current Low level output Short-circuit current Output resistance | V _{OUT} = 0V V _{IN} = 0.8V V _{OUT} = 0V V _{IN} = 1.9V V+ = V- = 0V | | -5.0 6.0 300 | -10.0 10.0 | -12.0 12.0 | m ſ | |
| Positive supply current | $V_{OUT} = \pm 2V$ $V_{IN} = 1.9V$ | V+ = 9.0V, V- = -9.0V V+ = 12V, V- = -12V V+ = 15V, V- = -15V | | 15.0 19.0 25.0 | 20.0 25.0 34.0 | m m m | |
| (output open) | V _{IN} = 0.8V | V+ = 9.0V, V- = -9.0V V+ = 12V, V- = -12V V+ = 15V, V- = -15V | | 4.5 5.5 8.0 | 6.0 7.0 12.0 | m. m. m | |
| Negative supply current | V _{IN} = 1.9V | V+ = 9.0V, V- = -9.0V V+ = 12V, V- = -12V V+ = 15V, V- = -15V | | -13.0 -18.0 -25.0 | -17.0 -23.0 -34.0 | m m | |
| (output open) | V _{IN} = 0.8V | V+ = 9.0V, V- = -9.0V V+ = 12V, V- = -12V V+ = 15V, V- = -15V | | -1 -1 01 | -15 -15 -2.5 | μ. μ. m | |
| Power dissipation | V+ = 9.0V, V- = V+ = 12V, V- = | -12V | | 252 444 | 333 576 | m m | |
| Propagation delay to "1" (t _{pd1}) Propagation delay to "0" (t _{pd0}) Rise time (t _r) | $R_L = 3.0k\Omega$, C_L | = 15pF, T _A = 25°C = 15pF, T _A = 25°C = 15pF, T _A = 25°C | | 275 70 75 | 560 175 100 | n | |
| Fall time (t _f) | | = 15pF, T _A = 25°C | | 40 | 75 | 'n | |


NOTE

^{*}Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.


QUAD LINE DRIVER

TYPICAL PERFORMANCE CHARACTERISTICS






AC LOAD CIRCUIT



SWITCHING WAVEFORMS



APPLICATIONS


By connecting a capacitor to each driver output the slew rate can be controlled utilizing the output current limiting characteristics of the MC1488. For a set slew rate the appropriate capacitor value may be calculated using the following relationship


$$C = I_{SC} (\Delta T/\Delta V)$$


where C is the required capacitor, ISC is the short circuit current value, and $\Delta V/\Delta T$ is the slew rate.

RS232C specifies that the output slew rate must not exceed 30V per microsecond. Using the worst case output short circuit current of 12mA in the above equation, calculations result in a required capacitor of 400pF connected to each output.

TYPICAL APPLICATIONS







9

QUAD LINE RECEIVERS

MC1489/MC1489A


DESCRIPTION

The MC1489/MC1489A are quad line receivers designed to interface data terminal equipment with data communications equipment. They are constructed on a . single monolithic silicon chip. These devices satisfy the specifications of EIA stand- • Inputs withstand ±30V ard No. RS232C.

FEATURES

- Four totally separate receivers per pack-
- Programmable threshold
- **Built-in input threshold hysteresis**
- "Fall safe" operating mode


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-----------------------------|-------------|------|
| Power supply voltage | 10 | V |
| Input voltage range | ±30 | V |
| Output load current | 20 | mΑ |
| Power dissipation: | | |
| F package | 1 1 | w |
| N package | 800 | mW |
| Operating temperature range | 0 to +75 | °C |
| Storage temperature range | -65 to +150 | °Č |


VOLTAGE WAVEFORMS



EQUIVALENT SCHEMATIC



AC TEST CIRCUIT



QUAD LINE RECEIVERS

MC1489/MC1489A

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V ± 1%, 0°C ≤ T_A ≤ +75°C unless otherwise specified.1.2

| | | Ţ | MC1489 | | | AC1489A | 4 | UNIT |
|--|---|----------------|----------------|--------------|----------------|----------------|--------------|----------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | ONT |
| Input high threshold voltage | $T_A = 25^{\circ}\text{C}, V_{OUT} \le 0.45\text{V},$ $I_{OUT} = 10\text{mA}$ | 1.0 | | 1.5 | 1.75 | | 2.25 | ٧ |
| Input low threshold voltage | T _A = 25°C, V _{OUT} ≤ 2.5V, I _{OUT} = -0.5mA | 0.75 | | 1.25 | 0.75 | | 1.25 | V |
| | $V_{IN} = +25V$ $V_{IN} = -25V$ | +3.6 -3.6 | +5.6 -5.6 | +8.3 -8.3 | +3.6 -3.6 | +5.6 -5.6 | +8.3 -8.3 | mA |
| Input current | $V_{IN} = +3V$ $V_{IN} = -3V$ | +0.43 -0.43 | +0.53 -0.53 | | +0.43 -0.43 | +0.53 -0.53 | | mA |
| Output high voltage | V _{IN} = 0.75V, I _{OUT} = -0.5mA Input = Open, I _{OUT} = -0.5mA | 2.6 2.6 | 3.8 3.8 | 5.0 5.0 | 2.6 2.6 | 3.8 3.8 | 5.0 5.0 | V V |
| Output low voltage | V _{IN} = 3.0V, I _{OUT} = 10mA | | 0.33 | 0.45 | | 0.33 | 0.45 | V |
| Output short circuit current Supply current | $V_{IN} = 0.75V$ $V_{IN} = 5.0V$ | | 3.0 20 | 26 | | 3.0 20 | 26 | mA mA |
| Power dissipation | V _{IN} = 5.0V | | 100 | 130 | | 100 | 130 | mW |

NOTES

- Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.
- These specifications apply for response control pin = open.


AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V \pm 1\%$, $T_A = 25^{\circ}C$ unless otherwise specified.1.2


| PARAMETER | TEST CONDITIONS | | MC1489 | | MC1489A | | | UNIT |
|---|--|-----|--------|-----------|---------|----------|-----------|----------|
| | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | _ ONT |
| Input to output "high" Propagation delay (tpd1) | R _L = 3.9kΩ (AC test circuit) | | 25 | 85 | | 25 | 85 | ns |
| Input to output "low" Propagation delay (tpd0) | $R_L = 390\Omega$ (AC test circuit) | | 20 | 50 | | 20 | 50 | ns |
| Output rise time Output fall time | $R_L = 3.9 k\Omega$ (AC test circuit) $R_L = 390\Omega$ (AC test circuit) | | 110 | 175 20 | | 110 9 | 175 20 | ns ns |

NOTES

- Voltage values shown are with respect to network ground terminal. Positive current is defined as current into the referenced pin.
- 2. These specifications apply for response control pin = open.

TYPICAL APPLICATIONS





NE590/NE591

DESCRIPTION

The NE590/591 addressable peripheral drivers are high current latched drivers, similar in function to the 9334 address decoder. The device has 8 Darlington power outputs, each capable of 250mA load current. The outputs are turned on or off by respectively loading a logic high or logic low into the device data input. The required output is defined by a 3-bit address. The device must be enabled by a $\overline{\text{CE}}$ input line which also serves the function of further address decoding. A common clear input, $\overline{\text{CLR}}$, turns all outputs off when a logic low is applied.

The NE590 has 8 open collector Darlington outputs which sink current to ground. The device is packaged in a 16-pin molded or cerdip package.

The NE591 has 8 open emitter Darlington outputs which source current to an external load from a common collector line, V_S. This V_S line need not necessarily be the same as the 5 volt V_{CC} supply. The device is packaged in an 18-pin molded or cerdip package.


FEATURES


- . 8 high current outputs
- Low-loading bus compatible inputs
- · Power-on clear ensures safe operation
- NE590 will operate in addressable or demultiplex mode
- Allows random (addressed) data entry
- Easily expandable
- . NE590 is pin compatible with 9334

APPLICATIONS

- Relay driver
- Indicator lamp driver
- Triac trigger
- LED display digit driver
- Stepper motor driver

PIN CONFIGURATION





PIN DESIGNATION

| 590 PIN NO. | 591 PIN NO. | SYMBOL | NAME & FUNCTION |
|----------------|----------------|--------------------------------|--|
| 1-3 | 2-4 | A ₀ -A ₂ | A 3-bit binary address on these pins defines which of the 8 output latches is to receive the data. |
| 4-7, 9-12 | 5-8, 11-14 | Q ₀ -Q ₇ | The 8 device outputs. The NE590 has open collector Darlington outputs. The NE591 has open emitter follower outputs. |
| 13 | 15 | D | The data input. When the chip is enabled, this data bit is transferred to the defined output such that: "1" turns output switch "ON" "0" turns output switch "OFF" |
| | | | Thus in logic terms, the NE590 inverts data to the relevant output. The NE591 retains true data at the output. |
| 14 | 16 | ĈĒ | The chip enable. When this input is low, the output latches will accept data. When $\overline{\text{CE}}$ goes high, all outputs will retain their existing state, regardless of address or data input conditions. |
| 15 | 17 | CLR | The clear input. When $\overline{\text{CLR}}$ goes low all output switches are turned "OFF". On the NE590, a high data input will override the clear function on the addressed latch. On the NE591, $\overline{\text{CLR}}$ low will override any other condition. |
| ~ | 1 | cs | The chip select input provides for an additional level of address decoding. |
| _ | 10 | Vs | The Vs line provides the power to all 8 output devices. It is connected to the collectors of all 8 output transistors. This pin may be connected to the V _{CC} or another supply. |

TRUTH TABLE (NE590)

| | | INP | JTS | | | | | (| TUC | PUTS | 3 | | | MODE |
|------------------|------------------|-------------|----------------|--------|----------------|-------|---------------------|----------------|----------------|----------------|----------------|-------|----------------|----------------------|
| CLR | CE | D | A ₀ | A1 | A ₂ | Qo | Q ₁ | Q ₂ | Q ₃ | Q ₄ | Q ₅ | Q6 | Q ₇ | |
| L | н | Х | Х | Х | х | Н | Н | н | Н | Н | Н | Н | н | Clear |
| L L L L | L L L | T H L H L H | TITI | LLLLHH | LLLLHH | 11111 | TILLII | IIIIII | * * * * * * * | * # # # # # | TITITI | 11111 | THHHH | Demultiplex |
| Н | Н | X | х | X | X | QN | -1 | | | | | | | Memory |
| 1111 | L L L L | LHLHLH | | LLLLHH | LLLHH | | Q -1 -1 -1 | | | | | | → → H L | Addressable Latch |

X = Don't care condition

(NE591)

| | | IN | IPU. | rs | | | OUTPUTS MODE | |
|-----|----|----|------|----|----------------|----------------|---|-------|
| CLR | CE | cs | D | Α0 | A ₁ | A ₂ | Q ₀ Q ₁ Q ₂ Q ₃ Q ₄ Q ₅ Q ₆ Q ₇ | |
| L | Х | Х | Х | X | X | X | L L L L L L Clear | |
| H | Н | Н | Х | X | Х | X | Q _{N-1} | |
|] н | Н | L | Х | Х | Х | Х | Q _{N−1} → Memory | , |
| н | L | н | Х | Χ | Χ | X | Q _{N-1} | |
| H | L | L | L | L | L | L | L Q _{N-1} | |
| Н | L | L | Н | L | L | L | H Q _{N-1} | |
| H | L | L | L | Н | L | L | Q _{N-1} L Q _{N-1} → Address Latch | sable |
| Н | L | L | Н | Н | L | L | Q _{N-1} H Q _{N-1} | |
| Н | L | L | L | Н | Н | н | Q _{N-1} L | |
| Н | L | L | н | Н | Н | Н | Q _{N-1} → H | |

X = Don't care


Q_{N-1} = Previous output state

L = Low voltage level/"ON" output state

H = High voltage level/"OFF" output state

 $N_{N-1} = \text{Previous output state}$ L = Low voltage level/"OFF" output state H = High voltage level/"ON" output state

NE590/NE591



ABSOLUTE MAXIMUM RATINGS TA = 25°C unless

otherwise specified

| | PARAMETER | RATING | UNIT |
|-------------------|--|-------------|------|
| Vcc | Supply voltage | -0.5 to +7 | V |
| VIN | Input voltage | -0.5 to +15 | l v |
| Vout | Output voltage | İ | / v |
| | NE590 | 0 to +7 | 1 |
| | NE591 | 0 to Vcc | |
| ٧s | Source bus voltage | | l v |
| | NE591 only | -0.5 to +7 | |
| Vs-Vcc | Source/supply differential | | V |
| | voltage | | j |
| | NE591 only | -5 to +2 | |
| lout | Output current | | mA |
| | Each output | 300 | |
| | All outputs | 1000 | |
| Pb | Power dissipation ¹ | 1 | w |
| | Temperature range | | °C |
| T_A | Ambient | 0 to +70 | ļ . |
| TJ | Junction | 150 | |
| TSTG | Storage | -65 to +150 | ł |
| T _{sold} | Lead soldering temperature (10sec max) | 300 | °C |

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 4.75 \text{ to } 5.25 \text{V}, 0^{\circ}\text{C} \leq T_{A} \leq 70^{\circ}\text{C}$ unless otherwise specified.2.3

| | PARAMETER | TEST CONDITIONS | L | LIMITS | | | |
|------------------------------------|--|---|-----|------------|------------------|------|--|
| | - TO DOME TEN | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| V _{IH} V _{IL} | Input voltage High Low | | 2.0 | | 0.8 | V | |
| V _{OL} V _{OH} | Output voltage Low (NE590 only) High (NE591 only) | I _{OL} = 250mA, T _A = 25°C Over temperature I _{OH} = -250mA, V _{CC} = V _S = 5V | 2.9 | 1.0 | 1.3 1.5 | V | |
| liH liL | Input current High Low CE input All other inputs | V _{in} = V _{CC} V _{in} = 0V | | -25 -15 | 10 -60 -50 | μА | |
| locu | Supply current ⁴ All outputs low NE590 NE591 | $V_S \approx V_{CC} = 5V$ | | 33 15 | 50 50 | mA | |
| Іссн | All outputs high NE590 NE591 | | | 15 30 | 50 50 | | |

NOTES

NE590F at 100°C/W above 50°C NE591N at 90°C/W above 60°C

NE591F at 93°C/W above 57°C

^{1.} Derate power dissipation as indicated above threshold ambient temperature: NE590N at 95°C/W above 55°C

^{2.} All typical values are at V_{CC} = 5V and T_A = 25°C. 3. For the NE591, V_S = V_{CC} in all tests.

^{4.} Supply current for the NE591 is measured with no output load.


NE590/NE591


SWITCHING CHARACTERISTICS Vcc = 5V, TA = 25°C

| | | | | NE590 | | | NE591 | | UNIT |
|---|----------------------------|-----------------------|-----|------------|----------|-----|------------|----------|----------|
| PARAMETER | то | FROM | Min | Тур | Max | Min | Тур | Max | UNII |
| Propagation delay time tpLH Low to high5 tpHL High to low5 | Output | CE | | 100 130 | | | 70 80 | | ns |
| tPLH Low to high6 tPHL High to low6 | Output | Data | | 80 100 | | | 60 70 | | |
| tPLH Low to high ⁷ tPHL High to low ⁷ | Output | Address | | 125 115 | | _ | 70 70 | | |
| tPLH Low to high8 tPHL High to low8 | Output | CLR | | 80 | | | 60 | | |
| tPLH Low to high5 tpHL High to low5 | Output | ĊŚ | | | | | 70 80 | _ | |
| SWITCHING SET-UP REQUIREMENTS ts(H)9 ts(L)9 | Chip enable Chip enable | High data Low data | | 120 120 | | | 50 70 | | ns ns |
| ts(A)10 | Chip enable | Address | | -60 | <u> </u> | | -10 | <u> </u> | n |
| th(H) ⁹ th(L) ⁹ | Chip enable Chip enable | High data Low data | | -60 -60 | | | -60 -20 | | ns ns |
| ts(CS)9 | Chip enable | Low chip select | | | | | 70 | <u> </u> | n |
| tpw(E) Chip enable pulse width5 | | | | 150 | | | 80 | | ns |


NOTES


- See Turn-On and Turn-Off Delays, Enable to Output and Enable Pulse Width timing diagram.
- 6. See Turn-On and Turn-Off Delays, Data to Output timing diagram.
- 7. See Turn-On and Turn-Off Delays, Address to Output timing diagram.
- 8. See Turn-Off Delay, Clear to Output timing diagram.
- 9. See Setup and Hold Time, Data to Enable timing diagram.
- 10. See Setup Time, Address to Enable timing diagram.








NE590/NE591



















NE590/NE591

TYPICAL APPLICATIONS (Cont'd)







NE/SE5090

Preliminary

DESCRIPTION

The NE/SE5090 addressable relay driver is a high current latched driver, similar in function to the 9934 address decoder. The device has 8 open collector Darlington power outputs, each capable of 150mA load current. The outputs are turned on or off by respectively loading a logic "1" or logic "0" into the device data input. The required output is defined by a 3 bit address. The device must be enabled by a CE input line which also serves the function of further address decoding. A common clear input, CLR, turns all outputs off when a logic "0" is applied. The device is packaged in a 16 pin plastic or CERDIP package.

FEATURES

- . 8 high current outputs
- · Low-loading bus compatible inputs
- Power-on clear ensures safe operation
- Will operate in addressable or demultiplex mode
- Allows random (addressed) data entry
- · Easily expandable
- Pin compatible with 9334

APPLICATIONS

- Relay driver
- Indicator lamp driver
- Triac trigger
- . LED display digit driver
- Stepper motor driver

PIN DESIGNATION


| PIN NO. | SYMBOL | NAME AND FUNCTION |
|-----------|--------|--|
| 1-3 | A0-A2 | A 3-bit binary address on these pins defines which of the 8 output latches is to receive the data. |
| 4-7, 9-12 | Q0-Q7 | The 8 device outputs. |
| 13 | D | The data input. When the chip is enabled, this data bit is transferred to the defined output such that: "1" turns output switch "ON" "0" turns output switch "OFF" |
| 14 | ĈĒ | The chip enable. When this input is low, the output latches will accept data. When CE goes high, all outputs will retain their existing state, regardless of address or data input conditions. |
| 15 | CLR | The clear input. When CLR goes low all output switches are turned "OFF". The high data input will override the clear function on the addressed latch. |

TRUTH TABLE $-55 \le T_A \le +125$ °C, $V_{CC} = 4.5$ V

| | | INP | JTS | | | | | | ודטכ | PUTS | 3 | | | MODE |
|-------|-------------|--------|----------------|----------------|----------------|----------------|----------------|-------------|--------------|----------------|----------------|----------------|----------------|----------------------|
| CLR | CE | D | A ₀ | A ₁ | A ₂ | Qo | Q ₁ | 02 | Q3 | Q ₄ | Q ₅ | Q ₆ | Q ₇ | |
| L | н | Х | х | Х | X | Н | Н | Н | Н | н | Н | Н | Н | Clear |
| | | LHLHLH | TITIL | LLLHH | LLLLHH | TITTI | HHTHH | IIIIII | TITITI | TITITI | 11111 | TITITI | | Demultiplex |
| н | Н | Х | х | X | X | Q _N | -1 | | | | | | - | Memory |
| TITII | F F F | THTHL | LIIIII | TLLLI | FFHH | | Q(| N-1- H (| Qn-1 Qn-1 | | | | → → H L | Addressable Latch |

X = Don't care condition

PIN CONFIGURATION



Q_{N-1} ≈ Previous output state


L = Low voltage level/"ON" output state

H = High voltage level/"OFF" output state

NE/SE5090

Preliminary

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

T_A = 25 °C unless otherwise specified.

| | PARAMETER | RATING | UNIT |
|-------------------|--------------------------------|---------------|------|
| Vcc | Supply voltage | -0.5 to +7 | ٧ |
| VIN | Input voltage | - 0.5 to + 15 | V |
| V_{OUT} | Output voltage | 0 to + 30 | ٧ |
| IGND | Ground current | 500 . | mA |
| lout | Output current | 200 | mA |
| | Each output | İ | |
| Po | Power dissipation ¹ | 1 | w |
| Ambie | nt temperature range | | °C |
| TA | SE5090 | - 55 to + 125 | |
| TA | NE5090 | 0 to + 70 | |
| T, | Junction | 150 | |
| TSTG | Storage | - 65 to + 150 | |
| T _{sold} | Lead soldering temperature | 300 | °C |
| | (10 sec max) | | |

DC ELECTRICAL CHARACTERISTICS V_{CC} = 4.5V to 5.5V, -55 °C \leq T_A \leq 125 °C unless otherwise specified (SE5090)². V_{CC} = 4.75V to 5.25V, 0 °C \leq T_A \leq 70 °C unless otherwise specified (NE5090)².

| | PARAMETER | TEST CONDITIONS | | | | | |
|------------------------------------|---|---|-----|----------------|--------------|------|--|
| _ | | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| V _{IH} V _{IL} | Input voltage High Low | | 2.0 | | 0.8 | v | |
| V _{OL} | Output voltage Low | I _{OL} = 150mA, T _A = 25 °C Over temperature | | 1.05 | 1.30 1.50 | v | |
| l _{IH} l _{IL} | Input current High Low | $V_{IN} = V_{CC}$ $V_{IN} = 0V$ | | < 1.0 - 3.0 | 10 - 250 | μΑ | |
| Іон | Leakage current | $V_{OUT} = 28V$ | | 5 | 250 | μΑ | |
| I _{CCL} | Supply current All outputs low All outputs high | V _{CC} = 5.5V SE5090 = 5.25V NE5090 | | 35 22 | 60 50 | mA | |

NOTES



Derate power dissipation as indicated above threshold ambient temperature NE/SE5090 N at 95°C/W above 55°C NE/SE5090 F at 100°C/W above 50°C

^{2.} All typical values are at $V_{CC} = 5V$ and $T_A = 25$ °C

NE/SE5090

Preliminary


SWITCHING CHARACTERISTICS $V_{CC} \approx 5V$, $T_A = 25 \, ^{\circ}\text{C}$, $V_{OUT} \approx 5V$, $I_{OUT} = 100 \, \text{mA}$, $V_{IL} = 0.8V$, $V_{IH} \approx 2.0V$


| | PARAMETER | ТО | FROM | Min | Тур | Max | UNIT |
|--|--|----------------------------|-----------------------|-----|------------|-----|------|
| t _{PLH} t _{PHL} | Propagation delay time Low to high ¹ High to low ¹ | Output | ĈĒ | | 900 130 | | ns |
| t _{PLH} t _{PHL} | Low to high ² High to low ² | Output | Data | | 920 130 | | ns |
| t _{PLH} t _{PHL} | Low to high ³ High to low ³ | Output | Address | | 900 130 | | ns |
| t _{PLH} t _{PHL} | Low to high ⁴ High to low ⁴ | Output | CLR | | 920 | | ns |
| SWITC | HING SETUP REQUIREMENT | s | | | <u> </u> | | |
| t _{s(H)} 5 t _{s(L)} 5 | | Chip enable Chip enable | High data Low data | | 40 40 | | ns |
| ts(A)6 | | Chip enable | Address | | 20 | | ns |
| t _{h(H)} 5 t _{H(L)} 5 | | Chip enable Chip enable | High data Low data | | 0 | 1 | ns |
| t _{pw(E)} 1 | Chip enable pulse width ¹ | | | | 20 | | ns |


NOTES


- 1. See Turn-On and Turn-Off Delays, Enable to Output and Enable Pulse Width timing diagram.
- 2. See Turn-On and Turn-Off Delays, Data to Output timing diagram.
- 3. See Turn-On and Turn-Off Delays, Address to Output timing diagram.
- 4. See Turn-Off Delay, Clear to Output timing diagram.
- 5. See Setup and Hold Time, Data to Enable timing diagram.
- 6. See Setup Time, Address to Enable timing diagram.

TIMING DIAGRAMS











NE/SE5090


Preliminary


TIMING DIAGRAMS (Cont'd)






TYPICAL APPLICATIONS








9

NE/SE5090

Preliminary

TYPICAL PERFORMANCE CHARACTERISTICS



Section 10 Display Drivers

| | • | |
|--|---|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

INDEX

| Section 10 - Display Driver | s | |
|-----------------------------|-----------------------------------|-------|
| Index | | 10 |
| Symbols and Definitions | ****************************** | 10 1 |
| Product Data | | 10-0 |
| NE582-1 | Hex Universal Driver | 10-3 |
| NE587 | LED Decoder/Driver | 10- |
| NE589 | LED Decoder/Driver | 10-8 |
| NF/SA594 | LED Decoder/Driver | 10-16 |
| 1100000 | Vacuum Flourescent Display Driver | 10-24 |

10

10

DISPLAY DRIVER—SYMBOLS AND DEFINITIONS

TA

Ambient temperature range. Range of the surrounding environment of the operating device.

T.t

Junction Temperature. The maximum temperature of the device. 150°C is standard for silicon devices.

TSTG

Storage temperature range. Temperature range that the device can be stored in a non-operating condition.

TSOLD

Soldering Temperature. The temperature which can be applied to the lead frame of the device for short periods of time (normally specified for a duration of 10 sec).

Truth Tables

0 is logic level low

1 is logic level high

 ${\bf X}$ - don't care condition - has no effect under circuit conditions listed.

Absolute Maximum Rating

Operating safe zones exceeding these limits could cause permanent damage to the device and are not meant to imply that devices can operate at these limits.

Power Dissipation

The power that the device can safely handle at 25°C. The dissipation must be derated as indicated for the individual package type.

Package Type Designation

See full package designations in Appendix.

VCC (-VCC)

Supply Voltage. The range of power supply voltage over which the device will operate safely.

LED

Light Emitting Diode

\overline{XX}

Negate Bar-when it appears over a function indicates that the "true" or valid condition of that function is a logic low level.

i.e. LE - would require a logic high level to cause a latch enable.

LE - would require a logic low level to cause a latch enable.

ISEG

Segment Current. The amount of current supplied to each segment in a display. Current ratios are generally compared to segment 'b'.

BCD

Binary Coded Decimal

BI/RBO

Blanking Input or Ripple Blanking Output.

RBI

Ripple Blanking Input. The maximum clock frequency: the maximum input frequency at a clock input for the predictable performance. Above this frequency the device may cease to function.

tpLH

Propagation Delay Time. The time between the specified reference points on the input and output waveforms with the output changing from the defined LOW level to the defined HIGH level.

tou

Propagation Delay Times. The time between the specified reference points on the input and output waveforms with the output changing from the defined HIGH level to the defined LOW level.

Segment Identification



th

Hold Time. The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its continued recognition. A negative hold time indicates that the current logic level may be released prior to the active transition of the timing pulse and still be recognized.

tg

Setup Time. The interval immediately preceeding the active transition of the timing pulse (usually the clock pulse) or preceeding the transition of the control input to its latching level, during which interval the data to be recognized must be maintained at the input to ensure its recognition. A negative setup time indicates that the correct logic level may be initiated sometime after the active transition of the timing pulse and still be recognized.

tw

Pulse Width. The time between the specified reference points on the leading and trailing edges of a pulse.

trac

Recovery Time. The time between the reference point on the trailing edge of an asynchronous input control pulse and the reference point on the activating edge of a synchronous (clock) pulse input such that the device will respond to the synchronous input.

٧s

Source Voltage. A separate VCC line depending on part type.

Ιон

Output Current Source the device can supply while maintaining a specified voltage output level.

Typical Value

The typical value of a particular parameter determined by characterization of the device or sampling. Usually indicates that the particular device is not 100% tested for the parameter because it does not vary or can be determined by design and other tested variables. Occasionally typical values are given rather than min-

DISPLAY DRIVER—SYMBOLS AND DEFINITIONS

DISPLAY DRIVER DEFINITIONS (Cont'd

max values because 100% testing would raise the cost of the product to a prohibitive level. If a typical value must be guaranteed to ensure specific operation, custom testing can often be provided at an additional cost to the user.

is

Source Current. Current flowing into the Vs supply terminal of the device with specified operating conditions.

Duty Cycle

Ratio of time on to time off. Generally expressed in percentage.

٧F

Forward voltage drop of a device at a specified current level.

ŀΒ

Input Bias Current Current into an analog circuit input, specified at a particular voltage level.

CLR

Clear. Clear command will preset all internal circuits to a predetermined state.

CE

Chip Enable.

VIΗ

Input High Voltage. The range of input voltages recognized by the device as a logic high.

VIL

Input Low Voltage. The range of input voltages recognized by the device as a logic low.

۷он

Output High Voltage. The minimum guaranteed High voltage at an output terminal for the specified output current I_{OH} and at the minimum V_{CC} value.

VOL

Output Low Voltage. The maximum guranteed low voltage at an output terminal sinking the specified load current I_{OL}.

VRR

Output Breakdown Voltage. Maximum voltage applied to a disabled (off) output to ensure a leakage current less than the specified value.

VIN

The range of voltage on any input which the device can safely handle or a specified input voltage to the device.

VOUT

The range of voltage on any output which the device can safely handle or a specified output voltage to the device.

Icc(-Icc)

Supply Current. The current flowing into the $+V_{CC}$ ($-V_{CC}$) supply terminal of the circuit with specified input conditions and open outputs. Input conditions are chosen to guarantee worst case operation unless specified.

۱н

Input High Current. The Current flowing into or out of an input when a specified High level voltage is applied to that input.

hı

Input Low Current. The current flowing out of an input when a specified Low level voltage is applied to that input.

IOL

Output Low Current. The current flowing into an output when a which is in the Low State.

los

Output Short-Circuit Current. The current flowing out of an output which is in the High state when that output is short circuit to the ground.

ICEX

Output Leakage Current. The current flowing out of or into a disabled (off) output with a specified High output voltage applied.

HEX UNIVERSAL DRIVER

Preliminary

DESCRIPTION

The NE582-1 is a general interface device comprising a high current output transistor and drive circuitry in each of 6 elements. Each output transistor is individually capable of sinking 400mA with a typical saturation voltage of 0.5V. Input loading is such that direct interfacing with P-MOS, N-MOS, C-MOS or TTL is possible.


The NE582-1 has applications as a LED display driver, low voltage relay/lamp drivers and many others where high current capability without speed constraints is required.

The NE582-1 is supplied in a 16-pin high dissipation dual-in-line plastic package.

FEATURES

- Low saturation voltage (typically 0.5V) for minimum power dissipation
- High output sink current capability— 400mA
- Low input current loading for MOS compatibility
- · Low standby power consumption
- · Suitable for 3 volt battery operation
- Inputs/outputs are compatible with 75494

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-------------|------|
| Input voltage range1 | -12 to Vss | V |
| Output voltage2 | 15 | V |
| Output to input voltage differential | 10 | V |
| Voltage at Vss (pin 1) | 10 | l v |
| Output current—each output | 400 | mA |
| Output current—all outputs | 800 | mA |
| Continuous total power dissipation at or below 25°C3 | 800 | mW |
| Current in V _B (pin 9 or 16) | 25 | mA |
| Operating free-air temperature range | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature 1/16 inch from case for 10sec | 260 | °C |

NOTES

- 1. The inputs are the only pins which may be negative with respect to ground
- 2. Voltage values are with respect to ground.
- Above 25°C, derate power dissipation at 6.25mW/°C

EQUIVALENT SCHEMATIC



HEX UNIVERSAL DRIVER

NE582-1


Preliminary


ELECTRICAL CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ unless otherwise specified.

| | | | | LINIT | | |
|-----------------------|--|--|---------|-------|------------|---------|
| <u> </u> | PARAMETER | TEST CONDITIONS | Min Typ | | Max | UNIT |
| Vol | Low level output voltage | V _{IN} IR I _{OL} V mA mA 3.2 6.0 150 R _{IN} = 1K (Series input resistance) | | .500 | .750 | v |
| Іон | High level output current | V _{OH} = 15V, V _{IN} = 0.1V | | | 50 | μА |
| lin | Input current at maximum Input voltage | V _{IN} = 10V, I _{OL} = 20mA, I _R = 2mA | | 2.2 | 3.3 | mA |
| V _R Iss | Current into pin 1 | V _{IN} = 6.5V, I _R = 6mA, I _{OL} = 80mA V _{SS} = 10V | | .9 | 1.5 100 | V μA |

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}$ C unless otherwise specified.

| | DADAMETED | TEST CONDITIONS | | UNIT | | |
|------|--|--|-----|------|-----|------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | וואט |
| Трін | Switching characteristics Propagation delay, low to high level input | $R_{R} = 680\Omega$ $R_{L} = 39\Omega$ $C_{L} = 15pF$ | | 600 | | ns |
| Трнс | Propagation delay, high- to low level input | $V_{IH} = 7.5V$ $V_{IL} = 0V$ $t_r = t_f \le 10ns$ $t_w = 1\mu s$ $PRR = 100kHz$ | | 50 | | ns |
| | | 1 | 1 | j . | J | 1 |







HEX UNIVERSAL DRIVER

NE582-1

Preliminary

PRELIMINARY SPECIFICATION





LED DECODER/DRIVER

DESCRIPTION

The NE587 is a latch/decoder/driver for 7-segment common anode LED displays. The NE587 has a programmable current output up to 50mA which is essentially independent of output voltage, power supply voltage, and temperature. The data (BCD) inputs and LE (latch enable) input are low-loading so that they are compatible with any data bus system. The 7-segment decoding is implemented with a ROM so that alternative fonts can be made available.

FEATURES

- Latched BCD inputs
- · Low loading bus-compatible inputs
- Ripple-blanking on leading and/or trailing edge zeros

APPLICATIONS

- Digital panel meters
- Measuring instruments
- Test equipment
- Digital clocks
- . Digital bus monitoring


ABSOLUTE MAXIMUM RATINGS TA = 25°C unless otherwise specified

| | PARAMETER | RATING | UNIT |
|-------|--|-------------|------|
| VCC | Supply voltage | -0.5 to +7 | ٧ |
| VIN | Input voltage (D _O - D ₃ , LE, RBi) | -0.5 to +15 | V |
| VOUT | Output voltage (a-g, RBO) | -0.5 to +7 | V |
| PD | Power dissipation (25°C)1 | 1000 | mW |
| TA | Ambient temperature range | 0 to 70 | °C |
| TJ | Junction temperature | 150 | °C |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TSOLD | Soldering temperature (10 sec. max) | 300 | °C |


NOTE

Derate power dissipation as indicated N package - 95°C/watt above 55°C F package - 100°C/watt above 50°C

BLOCK DIAGRAM



PIN CONFIGURATIONS



LED DECODER/DRIVER

DC ELECTRICAL CHARACTERISTICS

 $V_{\rm CC}$ = 4.75 to 5.25V, 0°C < $T_{\rm A}$ < 70°C.

Typical values are at V_{CC} = 5V, T_A = 25°C, R_D = 1k Ω (± 1%) unless otherwise stated

| PARAMETER | | PARAMETER | | | | | |
|-------------------|--|--|------------|--------------------|-----------------|----------|--|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| v _{CC} | Operating supply voltage | | 4.75 | 5.00 | 5.25 | V | |
| VIH | Input high voltage | All Inputs except Bi | 2.0 2.0 | | 15 5.5 | ٧ | |
| VIL | Input low voltage | | | | 0.8 | ٧ | |
| VIC | Input clamp voltage | I _{IN} = -12mA, T _A = 25°C | | | -1.5 | V | |
| lн | Input high current | Inputs D _O -D ₃ , LE, RBI V _{IN} = 2.4V V _{IN} = 15V Input BI (pin 4) RBI = H V _{IN} = V _{CC} = 5.25V | | 1.0 15 10 | 10 15 100 | μA μA | |
| ΊL | Input low current | V _{IN} = 0.4V, Inputs D ₀ - D ₃ <u>LE, RBi</u> Input Bi V _{CC} = 5.25V | | -5 -200 -0.7 | | μΑ | |
| | | RBI = H, VIN = 0.4V | ļ | | | mA | |
| VOL | Output low voltage | Output RBO I _{out} = 3.0mA | | .2 | .5 | v | |
| V _{ОН} | Output high voltage | Output RBO I _{OUT} = ~50μA RBI = H | 3.5 | 4.5 | | v | |
| lout | Output segment "ON" current | Outputs "a" thru "g" VOUT = 2.0V | 20 | 25 | 30 | mA | |
| ΔI _{OUT} | Output current ratio (all outputs ON) | With reference to "b" segment VOUT = 2.0V | 0.90 | 1.00 | 1.10 | | |
| OFF | Output segment "OFF" current | Outputs "a" thru "g" V _{OUT} = 5.0V | | 20 | 250 | μΑ | |
| lcco | Supply current | V _{CC} = 5.25V All outputs "ON" V _{OUT} > 1V | | 33 | 55 | mA | |
| ICCI | Supply current | V _{CC} = 5.25V All outputs blanked | | 50 | 70 | mA | |

NE587 PROGRAMMING

The NE587 output current can be programmed, provided a program resistor, Rp, be connected between tp (pin 8) and Ground (pin 9). The voltage at lp (pin 8) is constant (\approx 1.3V). Thus, a current through Rp is lp $\approx \frac{1.3V}{Rp}$, as shown in Figure 5. $\frac{lo}{lp}$ is 20 in the 15 to 50mA output current range.

AC ELECTRICAL CHARACTERISTICS V_{CC} = 5V T_A = 25°C. R_L = 130Ω, C_L = 30pF including probe capacity.

| | | | 1 | NE587 | | } |
|-----------|--------------------------------------|---------------------|-----|-------|-----|------|
| PARAMETER | | TEST CONDITIONS | Min | Тур | Max | UNIT |
| tDav. | Propagation delay Figure 2 | From data to output | | 135 | | ns |
| tDav. | Propagation delay Figure 3 | From LE to output | | 135 | | ns |
| tw | Latch enable pulse width Figure 4 | | 30 | | | ns |
| ts | Latch enable setup time Figure 4 | From data to LE | 20 | | | ns |
| tн | Latch enable hold time Figure 4 | From LE to data | 0 | | | ns |

NOTE

 $t_{D_{av.}} = \% (t_{HL} + t_{LH})$

TRUTH TABLE

| BINARY | | | | | | | | | | | | | | | |
|--------|-----|-----|----------------|----------------|----------------|-----|----|--------|-----|---|-----|---|----|--------|---------|
| INPUT | LE | RBI | D ₃ | D ₂ | D ₁ | DO | а | b | С | d | • | f | g | RBO | DISPLAY |
| _ | Н | • | Х | х | × | х | | STABLE | | | | | •• | STABLE | |
| 0 | L | L | L | L | L | L | Н | н | Н | н | н | Н | Н | L | BLANK |
| 0 | L | Н | L | L | L | L | L | L | L | L | L | L | Н | Н | 0 |
| 1 | L | Х | L | L | L | Н | н | L | L | Н | н | н | Н | Н | 1 |
| 2 | L | х | L | L | (н | L | Ĺ | L | н | L | Ì L | н | L | Н | 2 |
| 3 | (L | X | L | L | H | н | L | L | L | L | Н | н | L | Н | 3 |
| 4 |) L | × | L | н | L | L | H | L | L | н | н | L | L | Н | 4 |
| 5 | L | х | L | Н | L | Н | L | Н | L | L | Н | L | Ĺ | Н | 5 |
| 6 | L | Х | L | H | l H | L | L | н | L | L | L | L | L | Н | 6 |
| 7 | Ł | × | L | Н | Н | Н | L | L | L | н | Н | н | н |] н | 7 |
| 8 | j L | × | н | L | L | L | L | L | L | L | L | L | L | Н | 8 |
| 9 | L | X | н | L | L | H | L | L | L | L | Н | L | L | н | 9 |
| 10 | L | X | н | Ł | Н | L | H | н | H | н | H | н | L | Н | - |
| 11 | L | X | ļн | L | H |) H | L | H | Н | L | L | L | L | н | E |
| 12 | L | X | Н | н | L | L | н | L | L | н | L | L | L | Н | н |
| 13 | L | X | н | Н | L | н | H | н | Н | L | L | L | H | Н | L |
| 14 | Ł | Х | н | н | Н | L | L | L |) H | н | L | L | L | Н | P |
| 15 | L | Х | н | Н | Н | Н | Н_ | Н | Н | Н | Н | н | Н | H | blank |
| **BI | Х | х | Х | × | х | х | Н | н | Н | Н | Н | Н | Н | r., | blank |

NOTES


H = HIGH voltage level, output is "OFF"

L = LOW voltage level, output is "ON"

X = Don't care

* The $\overline{\mbox{RBI}}$ will blank the display only if a binary zero is stored in the latches.

** RBO/BI used as an input overrides all other input conditions.




LED DECODER/DRIVER


NE587


NE587 PROGRAMMING

NE587 output current can be programmed by using a programming resistor, Rp, connected between rp (pin 8) and Gnd (pin 9). The voltage at rp (pin 8) is constant (≈1.40V). A partial schematic of the voltage reference used in the NE587 is shown in figure 1. Output current to program current ratio, I_{Q}/I_{P} , is 20 in the 15mA to 50mA range. Note that I_{P} must be derived from a resistor (Rp), and not from a high impedance source such as an I_{QUT} DAC used to control display brightness.



TIMING DIAGRAMS





POWER DISSIPATION CONSIDERATIONS

LED displays are power-hungry devices, and inevitably somewhat inefficient in their use of the power supply necessary to drive them. Duty cycle control does afford one way of improving display efficiency, provided that the LEDS are not driven too far into saturation, but the improvement is marginal. Operation at higher peak currents has the added advantage of giving much better matching of light output, both from segment-to-segment and digit-to-digit.

An output current of 10 to 50mA was chosen so that it would be suitable for multiplexed operation of large size LED digits. When designing a display system, particular care must be taken to minimize power dissipation within the IC display driver. Since the output is a constant current source, all the remaining supply voltage, which is not dropped across the LED (and the digit driver, if used), will appear across the output. Thus, the power dissipation will go up sharply if the display power supply voltage rises. Clearly, then, it is good design practice to keep the display supply voltage as low as possible consistent with proper operation of the supply output current sources. Inserting a resistor or diode in series with the display supply is a good way of reducing the power dissipation within the integrated circuit segment driver, although, of course, total system power remains the same.

Power dissipation may be calculated as follows. Referring to figure 6, the two system power supplies are V_{CC} and V_S. In many cases, these will be the same voltage. Necessary parameters are:

VCC, Supply voltage to driver Vs. Supply voltage to display ICC. Quiescent supply current of

driver

ISEG, LED segment current

V_F, LED segment forward voltage at


Iseg

KDC, % Duty cycle

VF, the forward LED drop, depends upon the type of LED material (hence the color) and the forward current. The actual forward voltage drops should be obtained from the LED display manufacturer's literature for the peak segment current selected; however, approximate voltages at nominal rated currents are:

| Red | 1.6 to 2.0V |
|--------|-------------|
| Orange | 2.0 to 2.5V |
| Yellow | 2.2 to 3.5V |
| Green | 2.5 to 3.5V |

TIMING DIAGRAMS (Cont'd)



These voltages are all for single diode displays. Some early red displays had 2 series LEDS per segment; hence the forward voltage drop was around 3.5V.


Thus a maximum power dissipation calculation when all segments are on, is:

$$P_d = V_{CC} \times I_{CC} + (V_S - V_F) \times 7 \times I_{seg} \times K_{DC}$$
 mW


Assuming
$$V_S = V_{CC} = 5.25V$$

 $V_F = 2.0V$
 $K_{DC} = 100\%$
 $P_{d max} = 5.25 \times 50 + 3.25 \times 7 \times 30 \text{ mW}$
 $= 945 \text{ mW}$

TYPICAL PERFORMANCE CURVES



TYPICAL APPLICATIONS



However, the average power dissipation will be considerably less than this. Assuming 5 segments are on (the average for all output code combinations), then

$$P_{d av} = 5.0 \times 30 + 3.00 \times 5 \times 25 \text{ mW}$$

= 525 mW

Operating temperature range limitations can be deduced from the power dissipation graph. (See Typical Performance Characteristics).

However, a major portion of this power dissipation (Pd max) is because the current source output is operating with 3.25 V across it. In practice, the outputs operate satisfactorily down to 0.5V, and so the extra voltage may be dropped external to the integrated circuit.

Suppose the worst case VCC/VS supply is 4.75 to 5.25V, and that the maximum VE for the LED display is 2.25V. Only 2.75V is required to keep the display active, and hence 2.0V may be dropped externally with a resistor from VCC to Vs. The value of this resistor is calculated by:

$$R_S = \frac{2.0}{7 \times I_{seq}} \approx 10\Omega \,(\% \, W \, rating)$$

assuming worst case I_{seg} of 30 mA

Hence now
$$P_{d \text{ max}} = V_{CC} \times I_{CC} + (V_S - V_V - R_X \times 7 \times I_{seg}) \times 7 \times X I_{seg} \times K_{DC}$$

= 5.25 × 50 + 1.25 × 7 × 30 mW

= 525 mW and
$$P_{d av}$$
 = 5.0 × 30 + 1.25 × 5 × 25 = 306 mW


If a diode (or 2) is used to reduce voltage to the display, then the voltage appearing across the display driver will be independent of the number of "ON" segments and will be equal to

$$V_S - V_F \sim nV_d$$
, $V_D \simeq 0.8V$

Where n is the number of diodes used, power dissipation can be calculated in a similiar manner.

In a multiplexed display system, the voltage drop across the digit driver must also be considered in computing device power dissipation. It may even be an advantage to use a digit driver which drops an appreciable voltage, rather than the saturating PNP transistors shown in figure 9. For example a darlington PNP or NPN emitter follower may be preferable. Figure 8 shows the NE591 as the digit driver in a multiplexed display system. The NE591 output drops about 1.8V which means that the power dissipation is evenly distributed between the two integrated circuits.

Where VS and VCC are two different supplies, the VS supply may be optimized for minimum system power dissipation and/or cost. Clearly, good regulation in the Vs supply is totally unnecessary, and so this supply can be made much cheaper than the regulated 5V supply used in the rest of the system. In fact a simple unsmoothed full-wave rectified sine wave works extremely well if a slight loss in brightness can be tolerated. A transformer voltage of about 3-4.5V rms works well in most LED display systems. Waveforms are shown below:




The duty cycle for this system depends upon Vs. VF and the output characteristics of the display driver.


With

 $V_F = 2.0V$


The duty cycle is approximately 60%.

TYPICAL APPLICATIONS (Cont'd)





TYPICAL APPLICATIONS (Cont'd)



10

Preliminary

DESCRIPTION

The NE589 is a latch/decoder/driver for 7-segment common cathode LED displays. The NE589 has a programmable current output up to 50mA which is essentially independent of output voltage, power supply voltage, and temperature. The data (BCD) inputs and LE (latch enable) input are low-loading so that they are compatible with any data bus system. The 7-segment decoding is implemented with a ROM so that alternative fonts can be made available.

FEATURES

- Latched BCD inputs
- Low loading bus-compatible inputs
- Ripple-blanking on leading and/or trailing edge zeros

APPLICATIONS

- Digital panel meters
- Measuring instruments
- Test equipment
- Digital clocks
- Digital bus monitoring


ABSOLUTE MAXIMUM RATINGS TA = 25°C unless otherwise specified

| | PARAMETER | RATING | UNIT |
|----------------------------------|--|-------------|------|
| V _{CC} , V _S | Supply voltage | -0.5 to +7 | |
| VIN | Input voltage (D ₀ - D ₃ , LE, RBI) | -0.5 to +15 | V |
| VOUT | Output voltage (a-g, RBO) | -0.5 to +7 | ٧ |
| PD | Power dissipation (25°C)1 | 1000 | mW |
| TA | Ambient temperature range | 0 to 70 | °C |
| Tj | Junction temperature | 150 | °C |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TSOLD | Soldering temperature (10 sec. max) | 300 | °C |


NOTE

Derate power dissipation as indicated N package - 95°C/watt above 55°C F package - 100°C/watt above 50°C

BLOCK DIAGRAM



PIN CONFIGURATION



Preliminary

DC ELECTRICAL CHARACTERISTICS

 V_{CC} = 4.75 to 5.25V, 0°C < T_A < 70°C. Typical values are at V_{CC} = V_S = 5V, T_A = 25°C, R_D = 7k Ω (±1%) unless otherwise stated.

| | | AMETER TEST CONDITIONS | | | | l |
|----------------------------------|---------------------------------------|---|------------|------------|-----------|--------------------------|
| PARAMETER | | TEST CONDITIONS | Min | Тур | Max | UNIT |
| V _{CC} , V _S | Operating supply voltage | | 4.75 | 5.00 | 5.25 | v |
| VIH | Input high voltage | All inputs except Bi Bi | 2.0 2.0 | | 15 5.5 | ٧ |
| VIL | input low voltage | | | | 0.8 | v |
| V _{IC} | Input clamp voltage | I _{IN} = -12mA, T _A = 25°C | | | -1.5 | V |
| liH | Input high current | inputs D _O $-$ D ₃ , LE, RBi $V_{IN} = 2.4V$ $V_{IN} = 15V$ | | 0.1 | | μ Α μ Α |
| hн | Input high current | Input BI (pin 4) RBI = H VIN = V _{CC} = 5.25V | | 10 | | μА |
| I _{IL} | Input low current | V _{IN} = 0.4V, Inputs D _O - D ₃ LE, RBI | | -5 -200 | | μА |
| ΊL | Input low current | Input छ। V _{CC} = 5.25V RBI = H, V _{IN} = 0.4V | | -0.7 | | mA |
| VOL | Output low voltage | Output RBO IOUT = 3.0mA | | | | v |
| Vон | Output high voltage | Output RBO I _{OUT} = −50μA RBI = H | | 4.5 | | v |
| TUOI | Output segment "ON" current | Outputs "a" thru "g" VOUT = 2.0V | 20 | 25 | 30 | mA |
| ΔI _{OUT} | Output current ratio (all outputs ON) | With reference to "b" segment V _{OUT} = 2.0V | 0.90 | 1.00 | 1.10 | |
| OFF | Output segment "OFF" current | Outputs "a" thru "g" | | 20 | 250 | μΑ |
| lcco | Supply current | V _{CC} = 5.25V All outputs "ON" V _{OUT} > 1V | | 25 | | mA |
| ^I CCI | Supply current | V _{CC} = 5.25V All outputs blanked | | 30 | | mA |



NE589

Preliminary

AC ELECTRICAL CHARACTERISTICS $V_{CC} = V_S = 5V T_A = 25 °C$, $R_{I_c} = 130\Omega$, $C_L = 30 pF$ including probe capacity.

| | | | | | | Ì |
|-------|--------------------------------------|---------------------|-----|-----|-----|------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| tDav. | Propagation delay Figure 2 | From data to output | | 135 | | ns |
| tDav. | Propagation delay Figure 3 | From LE to output | | 135 | | ns |
| tw | Latch enable pulse width Figure 4 | | 85 | | | ns |
| ts | Latch enable setup time Figure 4 | From data to LE | 75 | | | ns |
| tн | Latch enable hold time Figure 4 | From LE to data | 0 | | | ns |

NOTE:

 $t_{D_{AV.}} = max (t_{HL} + t_{LH})$

TRUTH TABLE

| BINARY | 1 | | INP | UTS | | | | - | | OUT | PUTS | _ | | | |
|--------|----|-----|----------------|----------------|----------------|----|-----|----|---|-----|------|-----|---|-----|---------|
| INPUT | LE | RBI | D ₃ | D ₂ | D ₁ | Do | а | Ь | С | d | • | f | 8 | RBO | DISPLAY |
| _ | Н | • | х | x | × | х | | | | STA | BLE | | | | STABLE |
| 0 | L | L | L | L | L | L | L | L | L | L | L | L | L | L | BLANK |
| 0 | L | Н | L | L | L | L | Н | Н | Н | Н | н | Н | L | Н | 0 |
| 1 ' | L | Х | L | L | L | H | L | н | Н | L | L | L | L | н | 1 |
| 2 | L | X | L | L | Н | L | . H | н | L | H | H | L | H | H | 2 |
| 3 | L | X | L | L |) н | H | н | H | Н | H | L | L | Н | H | 3 |
| 4 | L | X | L | Н | L | L | L | H | н | L | L | l H | н | н | 4 |
| 5 | L | X | L | Н | L | Н | н | L | н | H | L | н | н | H | 5 |
| 6 | L | X | L | Н | Н | L | н | L | н | H | н | ŀн | н | н | 6 |
| 7 | L | X | L | Н | l H | H | н | н | н | L | L | L | L | Н | 7 |
| 8 | L | X | Н | L | L | L | н | H | н | Н | н | Н | н | н | 8 |
| 9 | L | x | Н | L | L | Н | н | H | н | н | L | н | н | н | 9 |
| 10 | L | x | н | L | н | L | н | н | н | L | н | н | н | н | a |
| 11 | L | x | н | L | н | н | L | L | Н | Н | н | н | н | Ιн | ь |
| 12 | L | х | н | н | L | L | н | L | L | Н | н | Н | L | Н | C |
| 13 | L | × | (н | н | L | (н | L | [н | н | Н | н | L | Н | Н | d |
| 14 | L | x | Н | н | н | L | н | L | L | H | н | н | н | l H | e |
| 15 | L | X | н | Н | н | Н | н | L | L | L | н | н | н | н | f |
| **BI | X | X | х | х | × | x | L | L | L | L | L | L | L | L | blank |

NOTES


H = HIGH voltage level, output is "ON"

L = LOW voltage level, output is "OFF"

X = Don't car

* The RBI will blank the display only if a binary zero is stored in the latches.

** RBO/BI used as an input overrides all other input conditions.




NE589

Preliminary


NE589 PROGRAMMING


NE589 output current can be programmed by using a programming resistor, Rp. connected between rp (pin 8) and Gnd (pin 9). The voltage at rp (pin 8) is constant (= 1.3V). A partial schematic of the voltage reference used in the NE589 is shown in figure 1.

Output current to program current ratio, IO/IP, is 120 in the 10mA to 50mA range. Note that ID must be derived from a resistor (Rp), and not from a high impedance source such as an IOUT DAC used to control display brightness



TIMING DIAGRAMS





POWER DISSIPATION CONSIDERATIONS

LED displays are power-hungry devices, and inevitably somewhat inefficient in their use of the power supply necessary to drive them. Duty cycle control does afford one way of improving display efficiency, provided that the LEDS are not driven too far into saturation, but the improvement is marginal. Operation at higher peak currents has the added advantage of giving much better matching of light output, both from segmentto-segment and digit-to-digit.

An output current of 10 to 50mA was chosen so that it would be suitable for multiplexed operation of large size LED digits. When designing a display system, particular care must be taken to minimize power dissipation within the IC display driver. Since the output is a constant current source, all the remaining supply voltage, which is not dropped across the LED (and the digit driver, if used), will appear across the output. Thus, the power dissipation will go up sharply if the display power supply voltage rises. Clearly, then, it is good design practice to keep the display supply voltage as low as possible consistent with proper operation of the supply output current sources. Inserting a resistor or diode in series with the display supply is a good way of reducing the power dissipation within the integrated circuit segment driver, although, of course, total system power remains the same.

Power dissipation may be calculated as follows. Referring to figure 5, the two system power supplies are V_{CC} and V_S. In many cases, these will be the same voltage. Necessary parameters are:

VCC. Supply voltage to driver ٧s, Supply voltage to display Quiescent supply current of Icc, driver

LED segment current ISEG,

۷F, LED segment forward voltage at Iseg % Duty cycle

KDC.


VF, the forward LED drop, depends upon the type of LED material (hence the color) and the forward current. The actual forward voltage drops should be obtained from the LED display manufacturer's literature for the peak segment current selected; however, approximate voltages at nominal rated currents are:

| Red | 1.6 to 2.0V |
|--------|-------------|
| Orange | 2.0 to 2.5V |
| Yellow | 2.2 to 3.5V |
| Green | 2.5 to 3.5V |

NE589

Preliminary

TIMING DIAGRAMS (Cont'd)



These voltages are all for single diode displays. Some early red displays had 2 series LEDS per segment; hence the forward voltage drop was around 3.5V.

Thus a maximum power dissipation calculation when all segments are on, is:


 $P_d = V_{CC} \times I_{CC} + (V_S - V_F) \times 7 \times I_{seg} \times K_{DC}$


Assuming $V_S = V_{CC} = 5.25V$ $V_F = 2.0V$


K_{DC} = 100% P_{d max} =5.25 × 50 + 3.25 × 7 × 30 mW

= 945 mW


TYPICAL PERFORMANCE CURVES








NORMALIZED OUTPUT CURRENT VS SUPPLY VOLTAGE




SUPPLY CURRENT VS SUPPLY VOLTAGE




Preliminary

TYPICAL PERFORMANCE CURVES (Cont'd)



TYPICAL APPLICATIONS



However, the average power dissipation will be considerably less than this. Assuming 5 segments are on (the average for all output code combinations), then

 $P_{d av} = 5.0 \times 30 + 3.00 \times 5 \times 25 \text{ mW}$ = 525 mW

Operating temperature range limitations can be deduced from the power dissipation graph in figure 9.

However, a major portion of this power dissipation (Pd max) is because the current source output is operating with 3.25 V across it. In practice, the outputs operate satisfactorily down to 0.5V, and so the extra voltage may be dropped external to the integrated circuit.

Suppose the worst case V_{CC}/V_S supply is 4.75 to 5.25V, and that the maximum V_E for the LED display is 2.25V. Only 2.75V is required to keep the display active, and hence 2.0V may be dropped externally with a resistor from V_{CC} to V_S . The value of this resistor is calculated by:

$$R_S = \frac{2.0}{7 \times I_{seg}} \simeq 10\Omega \text{ (% W rating)}$$

assuming worst case I_{Seg} of 30 mA Hence now $P_{d max} = V_{CC} \times I_{CC} + (V_S - V_V - R_X \times 7 \times I_{seg}) \times 7 \times X I_{seg} \times K_{DC}$ = 5.25 × 50 + 1.25 × 7 × 30 mW = 525 mW

and P_{d av} = 5.0 × 30 + 1.25 × 5 × 25 = 306 mW

Signetics


If a diode (or 2) is used to reduce voltage to the display, then the voltage appearing across the display driver will be independent of the number of "ON" segments and will be equal to

$$V_S - V_F - nV_d$$
, $V_D \simeq 0.8V$

Where n is the number of diodes used, power dissipation can be calculated in a similar manner

In a multiplexed display system, the voltage drop across the digit driver must also be considered in computing device power dissipation. It may even be an advantage to use a digit driver which drops an appreciable voltage, rather than the saturating PNP transistors shown in figure 8. For example a darlington PNP or NPN emitter follower may be preferable. Figure 7 shows the NE591 as the digit driver in a multiplexed display system. The NE591 output drops about 1.8V which means that the power dissipation is evenly distributed between the two integrated circuits.

Where VS and VCC are two different supplies, the VS supply may be optimized for minimum system power dissipation and/or cost. Clearly, good regulation in the VS supply is totally unnecessary, and so this supply can be made much cheaper than the regulated 5V supply used in the rest of the system. In fact a simple unsmoothed full-wave rectified sine wave works extremely well if a slight loss in brightness can be tolerated. A transformer voltage of about 3-4.5V rms works well in most LED display systems. Waveforms are shown below:



The duty cycle for this system depends upon V_S , V_F and the output characteristics of the display driver.

With


V_S = 4.9V pk. V_F ≃ 2.0V


The duty cycle is approximately 60%.

NE589

Preliminary


TYPICAL APPLICATIONS (Cont'd)





Preliminary

TYPICAL APPLICATIONS (Cont'd)



NE/SA594

DESCRIPTION

The NE/SA594 is a display driver interface for vacuum fluorescent displays. The device is comprised of 8 drivers and a bias network and is capable of driving the digits and/or segments of most vacuum fluorescent displays.


The inputs are designed to be compatible with TTL, DTL, NMOS, PMOS or CMOS output circuitry.

There is an active pull-down circuit on each output so that display ghosting is minimized and no external components are required for most fluorescent display applications.

FEATURES

- Digit and/or segment drivers
- Active output pull-down circuitry
- High output breakdown voltage
- Low supply voltage
- · Input compatible with all logic outputs

PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS (at 25°C unless otherwise noted)

| | PARAMETER | RATING | UNIT |
|-------|------------------------------|-------------|------|
| Vcc | Supply voltage | 45 | |
| VOUT | Output voltage | Vcc | · |
| VIN | Input voltage | -0.3, +20 | v |
| 10UT | Output current | 1 | , |
| | Each output | 50 | mA |
| | All outputs | 200 | mA |
| Pd | Power dissipation* | 800 | mW |
| | (at 25°C) | 1 | |
| TA | Operating temperature range | | |
| | NE | 0 to 70 | °C |
| | SA | -40 to +85 | °Č |
| TSTG | Storage temperature range | -65 to +150 | ۰č |
| TJ | Maximum junction temperature | 150 | ۰č |
| TSOLD | Lead soldering temperature | 300 | ۰č |
| | (10 seconds) | | • |

NOTE

EQUIVALENT SCHEMATIC



Derate N (Plastic) Package above 38°C at 7.14 mW/°C.
 Derate F (Ceramic) Package above 75°C at 10.8 mW/°C.

VACUUM FLUORESCENT DISPLAY DRIVER

NE/SA594

DC ELECTRICAL CHARACTERISTICS $V_{CC} = +4.75 \text{ to } +40 \text{V}, T_A \text{ (NE)} = 0 \text{ to } 70 ^{\circ}\text{C}, T_A \text{ (SA)} = -40 \text{ to } +85 ^{\circ}\text{C} \text{ unless otherwise stated.}$

| | stateu. | | | | | | |
|-------------------|---|--|--|----------------------|----------------------|-------------------------|----------------------------|
| SA594 | PARAMETER | TEST CO | NDITIONS | Min | Тур | Max | UNIT |
| vcc | Supply voltage range | | | 4.75 | 35 | 40 | V |
| ICCH ICCL | Supply current (all outputs high) Supply current (all outputs low) | V _{CC} = 40V V _{CC} = 40V | V _{IN} = 3.5V V _{IN} = 0.4V | | 3 0.4 | 6 | mA mA |
| VIN VIH VIL | Input voltage range Input voltage to ensure logic '1' Input voltage to ensure logic '0' | | | 0 2.6 | | 15 0.8 | V V |
| liH lir | Input current to ensure logic '1' Input current to ensure logic '0' Input current | V _{IN} = V _{IN} = V _{IN} = | 5.0V | 100 | 60 180 ,68 | 10 130 330 1.3 | μΑ μΑ μΑ μΑ πΑ |
| VOH | Output high voltage | V _{IN} = 3.5V | T _A = 25°C | V _{CC} -1.5 | V _{CC} -1.1 | | ٧ |
| | | I _{OUT} = -25mA V _{OUT} with re | —— <u>—</u> | V _{CC} -2 | V _{CC} -1.3 | | V |
| VOH | Output high, no load voltage | V _{IN} = I _{OUT} = 0, V _{OUT} with re | T _A =25°C | V _{CC} -1 | V _{CC} -0.8 | | v |
| VOFF | Output 'OFF' voltage level | V _{IN} = | 0.8V | | 10 | 200 | mV |
| ЮН | Available output current | V _{CC} = 35V V _{OUT} = 30V T _A = 25°C | V _{IN} = 3.5V | -35 | | | mA |
| ^I OUT | Output pulldown current | V _{CC} = V _C | | 100 | 200 | 400 | μА |
| CEX | Output leakage current | T _A = 25°C V _{CC} = 40V, | V _{IN} = 0.4V V _{OUT} = 0V | | -1 -1 | | μΑ |

AC ELECTRICAL CHARACTERISTICS1 V_{CC} = 35V, T_A = 25°C


| | PARAMETER | TEST CONDITIONS | | NE/SA594 | | | |
|-------------------|--|--|-----|------------|--------|----------|--|
| | PARAME I EN | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| ^t PdLH | Propagation delay - low to high output transition. | 50% V _{IN} to 50% V _{OUT} | | 1 | 5 | μS | |
| ^t PdHL | Propagation delay - high to low output transition. | 50% VIN to 50% VOUT | | 3 | 10 | μS | |
| t _R | Output rise time Output fall time | 10% VOUT to 90% VOUT 90% VOUT to 10% VOUT | | 0.5 1.5 | 3 5 | μS μS | |


NOTE

^{1.} See figure 1


NE/SA594


SWITCHING TIMES OF DRIVERS





TYPICAL PERFORMANCE CHARACTERISTICS





Section 11 A/D and D/A Converters

| | ļ |
|--|-----|
| | ļ |
| | |
| | |
| | ļ |
| | 1 |
| | 1 |
| | |
| | - 1 |

INDEX

Section 11 - A/D and D/A Converters

| Index | *************************************** | 11.1 |
|-------------------------|--|-------|
| Symbols and Definitions | *************************************** | 11-9 |
| Product Data | *************************************** | 11-5 |
| DAC-08 SERIES | 8-Bit High Speed Multiplying D/A Converter | |
| MC1508-8/1408-8/1408-7 | 8-Bit Multiplying D/A Converter | |
| NE/SE5018 | 8-Bit Microprocessor-Compatible D/A Converter | |
| NE/SE5019 | 8-Bit Microprocessor-Compatible D/A Converter | |
| NE5020 | 10-Bit Microprocessor-Compatible D/A Converter | 11-29 |
| NE/SE5034 | 8-Bit General Purpose A/D Converter | |
| NE/SE5036 | 6-Bit A/D Converter (Serial Output) | |
| NE/SE5037 | 6-Bit A/D Converter (Parallel Outputs) | |
| NE/SE5118 | 8-Bit Microprocessor-Compatible D/A Converter-Current Output | 11-54 |
| NE/SE5119 | 8-Pit Microprocessor Compatible D/A Conventor Covered Output | |

11

| | | | |
|---|---|------|--|
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | • | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| • | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

A/D AND D/A CONVERTERS—SYMBOLS AND DEFINITIONS

T_{A}

Ambient temperature range. Range of the surrounding environment of the operating device.

TJ

Junction Temperature. The maximum temperature of the device. 150°C is standard for silicon devices.

TSTG

Storage temperature range. Temperature range that the device can be stored in a non-operating condition.

TSOLD

Soldering Temperature. The temperature which can be applied to the lead frame of the device for short periods of time (normally specified for a duration of 10 sec).

Truth Tables

0 is logic level low

1 is logic level high

X - don't care condition - has no effect under circuit conditions listed

Absolute Maximum Rating

Operating safe zones exceeding these limits could cause permanent damage to the device and are not meant to imply that devices can operate at these limits.

Power Dissipation

The power that the device can safely handle at 25°C. The dissipation must be derated as indicated for the individual package type.

Package Type Designation

See full package designations in Appendix.

ACC (-ACC)

Supply Voltage. The range of power supply voltage over which the device will operate safely.

Accuracy

The maximum deviation of the DAC output relative to an ideal straight line drawn from zero to full scale.

Monotonicity

For a 1 LSB increase of input code, the output of a DAC either increases or remains the same.

Differential Linearity

The incremental error from an ideal 1 LSB analog output change when the digital input is changed 1 LSB; guaranteed monotonicity requires the differential linearity error be less than 1 LSB.

Absolute Accuracy

Error of a D/A converter output is the difference between the analog output expected and the actual output with a given code applied. Error of an A/D converter is the difference between the theoretical analog output required to produce a given output code and the actual input required to produce a given output code and the actual input required to produce that same code. The actual input is a range and the measured value is the midpoint of the measured band and the theoretical midpoint.

Resolution

The number of bits on the input or output of an A/D or D/A converter. The number of discrete steps or states is equal to 2ⁿ when n is

the resolution of the converter. However, n bits of resolution does not guarantee n bits of accuracy.

Quantizing Error

In an A/D converter, there is an infinite number of possible input voltages, but only 2^n output codes (n = number of bits). Therefore, there will be an error as great as 1/2LSB because of this quantizing effect and the greatest error will occur at the transition voltage where the output changes state.

No Missing Codes

This is a property of an A/D converter that is related to, but is more stringent than monotonicity. If a converter is guaranteed to have no missing codes, there will be no output digital state that will be skipped when the input voltage is varied over the entire range.

Most Significant Bit (MSB)

The highest-order bit or the bit with the greatest weight.

Least Significant Bit (LSB)

The lowest-order bit or the bit with the least weight.

Gain Error

The error in the input-to-output ratio, usually expressed in percent of full scale range.

Offset Error

This is an error in the reference point of the transfer function. It appears as a constant amplitude error signal at a DAC output or an ADC input. It also appears as a constant frequency shift in the output of a V/F converter. It is nulled prior to adjusting gain error by setting the input to the most-negative input and adjusting the output to the proper value.

Settling Time

The time delay in a D/A converter between a change of input digital code and the effected change in the output signal. It is usually expressed in terms of how long it takes the output to settle to, and remain within, a certain error band around the final value and is usually specified for full-scale range changes.

Conversion Time

Time required for a complete conversion cycle of an A/D converter. Conversion time is a function of the number of bits (resolution) and the clock frequency.

Full Scale Tempco

The change in DAC full scale current or voltage with change in temperature expressed in ppm/°C.

Differential Non-Linearity Tempco

The non-linearity specification over a specified range of temperatures. This specification generally appears as the range of temperatures that the device is monotonic (DAC) or has no missing codes (ADC).

Leakage Current

In a current output D/A converter, there is a digital input code that ideally yields zero output current. If current flows with that input code, it is called leakage current. It is analogous to output voltage offset in a voltage-output D/A converter.

Power Supply Sensitivity

The change in DAC output current or voltage with changes in power supply voltage.



A/D AND D/A CONVERTERS-SYMBOLS AND DEFINITIONS

Output Voltage Compliance

verter that does not degrade accuracy.

Compliance Voltage Range

The range of allowable voltage levels at the output of a D/A con- For a current output DAC, the maximum range of voltage for which the current source will maintain its specified values.

Refer to Section 5 (Interface Circuits) of the 1979 Analog Applications Manual for an indepth explanation of Converters and their applications

SE/NE 5018 DAC

| | INDUSTRY | |) - · · · | SIGNETICS | QF | A&A | COMMENTS |
|--------------------------|-----------------|---------------------|--------------------|--------------------------------------|--------------------------|--------------------------|--|
| COMPETITION | VALUE | KEY PARAMETER | AVAILABLE VALUE | ORIGINATED DEVICES | SURE II | SUPR II | COMMENTS |
| AMD* Analog Devices* | 8 | Resolution (Bits) | 8 | NE5018 SE5018 NE5019 SE5019 | Yes Yes Yes Yes | Yes Yes Yes Yes | *Not pin for pin replacement. Do not have total capability of the |
| Datel Fairchild* | | \\ | Bits | | | } | NE5018 μP compatible serie |
| Harris* | | | | | | | |
| Precision Monolithics | 19 | Linearity | 0.1 | | | | |
| National* | | | % | | | | |
| | 2- 300 μ sec | Settling Time ½ LSB | 2 | | | | |
| | 10-50 | Gain TC | μsec 20 | | | | |
| | 0-4 | Current (Output) | PPM/°C | NE/SE 5118 | Yes | Yes | |
| | | | mA | NE/SE 5119 | Yes | Yes | |
| | -10 to +18 | Voltage (Output) | 0~10 ±5 | NE5018 SE5019 | Yes Yes | Yes Yes | |
| | | | Volts | | | | |
| | | | | | | } | |

DAC-08 SERIES

FORMERLY: NE5007/5008-F,N SE5008-F

DESCRIPTION

The DAC-08 series of 8-bit monolithic multiplying Digital-to-Analog Converters provide very high speed performance coupled with low cost and outstanding applications flexibility.

Advanced circuit design achieves 85ns settling times with very low glitch and at low power consumption. Monotonic multiplying performance is attained over a wide 20 to 1 reference current range. Matching to within 1 LSB between reference and full scale currents eliminates the need for full scale trimming in most applications. Direct interface to all popular logic families with full noise immunity is provided by the high swing, adjustable threshold logic inputs.

Dual complementary outputs are provided, increasing versatility and enabling differential operation to effectively double the peak-to-peak output swing. True high voltage compliance outputs allow direct output voltage conversion and eliminate output op amps in many applications.

All DAC-08 series models guarantee full 8-bit monotonicity and linearities as tight as 0.1% over the entire operating temperature range are available. Device performance is essentially unchanged over the ±4.5V to ±18V power supply range, with 33mW power consumption attainable at ±5V supplies.

The compact size and low power consumption make the DAC-08 attractive for portable and military/aerospace applications.

ABSOLUTE MAXIMUM RATINGS

FEATURES

- Fast settling output current—85ns
- Full scale current prematched to ±1 LSB
- Direct interface to TTL, CMOS, ECL, HTL, PMOS
- Relative accuracy to 0.1% maximum over temperature range
- High output compliance -10V to +18V
- . True and complemented outputs
- Wide range multiplying capability
- Low FS current drift—±10ppm/°C
- Wide power supply range—±4.5V to ±18V
- Low power consumption—33mW at ±5V

APPLICATIONS

- 8-bit, 1μs A-to-D converters
- Servo-motor and pen drivers
- Waveform generators
- Audio encoders and attenuators
- Analog meter drivers
- Programmable power supplies
- · CRT display drivers
- High speed modems
- Other applications where low cost, high speed and complete input/output versatility are required

ORDERING INFORMATION

RELATIVE

0.1% FS

| ACCURACY | 0 to 70°C | - 55 to 125°C |
|----------|-----------|---------------|
|----------|-----------|---------------|

0.39% FS DAC-08CN DAC-08CF

DAC-08EN

0.19% FS DAC-08EF DAC-08F

DAC-08ED


DAC-08HF DAC-08AF

DAC-08HC

$T_{\Delta} = 25$ °C unless otherwise noted

| | PARAMETER | RATING | UNIT | |
|----------------------|--------------------------------------|--------------------|------|--|
| TA | Operating temperature range | | °C | |
| | DAC-08, DAC-08A | -55 to +125 | | |
| | DAC-08C,E | 0 to +70 | | |
| t stg | Storage temperature | -65 to +150 | °C | |
| PD | Power dissipation | 500 | mW | |
| | Lead soldering temperature (60sec) | 300 | °C | |
| | V+ to V- supply | 36 | V | |
| | Logic inputs | V- to V- plus 36V | | |
| ۸rc | Logic threshold control | V~ to V+ | | |
| | Analog current outputs | See output current | | |
| | | or output voltage | | |
| | | performance curve | | |
| V_{14}, V_{15} | Reference inputs | V- to V+ | | |
| V_{14} to V_{15} | Reference input differential voltage | ±18 | V | |
| 114 | Reference input current | 5.0 | mA | |
| | | 1 | | |
| | | 1 | | |
| | | 1 | | |
| | | (| | |
| | | | | |

PIN CONFIGURATION



lo [8


TOP VIEW

ORDER NUMBER DAC-08ED 11


9 A1(MSB)

DAC-08 SERIES

BLOCK DIAGRAM



TEST CIRCUIT



DAC-08 SERIES


ELECTRICAL CHARACTERISTICS Pin 3 must be at least 3V more negative than the potential to which R₁₅ is returned. $V_{CC} = \pm 15V$, $I_{REF} = 2.0$ mA, Output characteristics refer to both IOUT and IOUT unless otherwise noted. DAC-08C, E, H: $T_A = 0^{\circ}$ C to 70 °C. DAC-08/08A: $T_A = -55^{\circ}$ C to 125 °C.

| PARAMETER TEST CONDITIONS | | t | OAC-08C | : | DAC-08E DAC-08 | | | DAC-08H DAC-08A | | | | |
|--------------------------------------|---|---|-------------|------------------|-------------------|------------|------------------|--------------------|------------|------------------|------------------|------------|
| | | TEST CONDITIONS | Min Typ Max | | Max | Min Typ | | Max | Min | Тур | Max | UNIT |
| | Resolution | | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | Bits |
| | Monotonicity* | | 8 | 8. | 8 | 8 | 8 | 8 | 8 | 8 | 8 | Bits |
| | Relative accuracy Differential | Over temperature range nonlinearity | | | ±0.39 ±0.39 | | | ±0.19 | | | ± 0.1 ±0.19 | %FS %FS |
| t _s | Settling time | To $\pm 1/2$ LSB, all bits switched on or off, $T_A = 0$ °C | | 70 | 135 | | 70 | 135 | | 70 | 135 | ns |
| ^t PLH ^t PHL | Propagation delay Low-to-high High-to-low | T _A =25°C, each bit. All bits switched | | 35 | 60 | | 35 | 60 | | 35 | 60 | ns |
| TCIFS | Full scale tempco | | | ±10 | | | ±10 | | | ±10 | ± 50 | ppm/°C |
| v _{oc} | Output voltage compliance | Full scale current change | -10 | | +18 | -10 | | +18 | -10 | | +18 | ٧ |
| I _{FS4} | Full scale current | VREF=10.000V, R ₁₄ , R ₁₅ =5.000kΩ, | 1.94 | 1.99 | 2.04 | 1.94 | 1.99 | 2.04 | 1.984 | 1.992 | 2.000 | , mA |
| FSS | Full scale symmetry | IFS4 ^{-I} FS2 | | ±2.0 | ±16 | | ±1.0 | ±8.0 | | ±1.0 | ± 4.0 | μΑ |
| zs | Zero scale current | | | 0.2 | 4.0 | | 0.2 | 2.0 | | 0.2 | 1.0 | μΑ |
| FSR | Full scale output current range | $R_{14}R_{15} = 5.000k\Omega$ $V_{REF} = + 15.0V, V - = -10V$ $V_{REF} = + 25.0V, V - = -12V$ | 2.1 4.2 | | | 2.1 4.2 | | | 2.1 4.2 | | | mA |
| ۷۱۲ ۱۲ | Logic input levels Low High | V _{LC} =0V | 2.0 | | 0.8 | 2.0 | | 0.8 | 2.0 | | 0.8 | V |
| I _{IL} | Logic input current Low High | VLC=0V VIN=-10V to +0.8V VIN=2.0V to 18V | | -2.0 0.002 | -10 10 | | -2.0 0.002 | -10 10 | | -2.0 0.002 | -10 10 | μΑ |
| VIS | Logic input swing | V-=-15V | -10 | | +18 | ~10 | | +18 | -10 | <u> </u> | +18 | V |
| V _{THR} | Logic threshold range | VS=±15V | -10 | | +13.5 | -10 | | +13.5 | -10 | | +13.5 | . V |
| 1,5 | Reference bias current | | | -1.0 | -3.0 | | -1.0 | -3.0 | | -1.0 | -3.0 | μΑ |
| dl/dt | Reference input slew rate | | 4.0 | 8.0 | | 4.0 | 8.0 | | 4.0 | 8.0 | | mA/μs |
| PSSI _{FS+} | Power supply sensitivity Positive | TREF=1mA V+=4.5 to 5.5V, V-=-15V; V+=13.5 to 16.5V, V-=-15V | | 0.0003 | 0.01 | | 0.0003 | 0.01 | | 0.0003 | 0.01 | %FS/%VS |
| PSSI _{FS} - | Negative | V-=-4.5 to -5.5V, V+=+15V; V-=-13.5 to -16.5, V+=+15V | | 0.002 | 0.01 | | 0.002 | 0.01 | | 0.002 | 0.01 | |
| I+ I- | Powersupply current Positive Negative | V _S =±5V, IREF=1.0mA | | 2.3 -4.3 | 3.8 -5.8 | | 2.3 -4.3 | 3.8 -5.8 | | 2.3 -4.3 | 3.8 -5.8 | mA |
| t+ I- | Positive Negative | V _S =+5V, -15V, I _{REF} =2.0mA | | 2.4 -6.4 | 3.8 -7.8 | | 2.4 -6.4 | 3.8 -7.8 | | 2.4 -6.4 | 3.8 -7.8 | |
| l+ I- | Positive Negative | V _S =±15V, I _{REF} =2.0mA | | 2.5 -6.5 | 3.8 -7.8 | | 2.5 -6.5 | 3.8 -7.8 | | 2.5 -6.5 | 3.8 -7.8 | |
| PD | Power dissipation | ±5V, I _{REF} =1.0mA +5V, -15V, I _{REF} =2.0mA ±15V, I _{REF} =2.0mA | | 33 108 135 | 48 136 174 | | 33 108 135 | 48 136 174 | | 33 108 135 | 48 136 174 | mW |


NOTE *NE5007 must have a minimum reference current of $.8\mu A$.

TYPICAL PERFORMANCE CHARACTERISTICS

OUTPUT CURRENT VS OUTPUT VOLTAGE (OUTPUT VOLTAGE COMPLIANCE)




FAST PULSED REFERENCE OPERATION




200ns/division $R_{EQ} \simeq 200\,\Omega,\,R_L = 100\,\Omega,\,C\,C = 0$

TRUE AND COMPLEMENTARY OUTPUT OPERATION




FULL SCALE SETTLING TIME




IFS = 2mA, $R_L = 1k\Omega V_2 LSB = 4\mu A$


LSB SWITCHING




FULL SCALE CURRENT VS REFERENCE CURRENT



LSB PROPAGATION DELAY vs IFS



REFERENCE INPUT





Curve 1:CC = 15pF, V_{IN} = 2.0V p-p centered at +1.0V. Curve 2:CC = 15pF, V_{IN} = 50mV p-p centered at +200mV.


Curve 3:CC = 0pF, V_{IN} = 100mV p-p centered at 0V and applied thru 50 α connected to pin 14. +2.0V applied to R₁₄.

DAC-08 SERIES


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)








OUTPUT VOLTAGE COMPLIANCE VS TEMPERATURE



BIT TRANSFER CHARACTERISTICS


LOGIC INPUT VOLTAGE (V)




NOTE

B₁ through B₈ have identical transfer characteristics. Bits are fully switched, with less than ½ LSB error, at less than 1500mV from actual threshold. These switching points are guaranteed to lie between 0.8 and 2.0 volts over the operating temperature range (VLC = 0.0V).


POWER SUPPLY CURRENT VS V+




POWER SUPPLY CURRENT vs V-



POWER SUPPLY CURRENT vs TEMPERATURE





TYPICAL APPLICATION





11


DAC-08 SERIES












DAC-08 SERIES




3 DIGIT BCD CONVERTER

A 3 digit BCD converter, using inexpensive 8-bit binary DACs, can achieve ±0.1% accuracy. The circuit shown in Figure 20 utilizes three DACs, one for each decade, to provide 0 to 999 output steps. DAC 1 contains the first four significant digits controlling the hundreds digit; DAC 2 controls the tens digit and DAC 3 steps 0 to 9. The feedback resistor (Rr) sets the zero scale at 0.00V.

The input coding is the popular 8-4-2-1 coding; i.e. the weighting ratios are 8, 4, 2 and 1. The full scale (999) BCD code is input code 100110011001.

Full scale adjustment procedure.

In the sequence below, switch on the following code combinations and adjust the indicated potentiometer for the proper output.



DESCRIPTION

The MC1508/MC1408 series of 8-bit monolithic digital-to-analog converters provide high speed performance with low cost. They are designed for use where the output current is a linear product of an 8-bit digital word and an analog reference voltage.

FEATURES

- Fast settling time-70ns (typ)
- Relative accuracy ±0.19% (max error)
- Non-inverting digital inputs are TTL and **CMOS** compatible
- High speed multiplying rate 4.0mA/ μ s (input slew)
- Output voltage swing +.5V to -5.0V
- Standard supply voltages + 5.0V and -5.0V to -15V
- Military qualifications pending

APPLICATIONS

- Tracking A-to-D converters
- 21/2-digit panel meters and DVM's
- Waveform synthesis
- Sample and hold
- Peak detector
- Programmable gain and attenuation
- **CRT** character generation
- Audio digitizing and decoding
- Programmable power supplies
- Analog-digital multiplication
- Digital-digital multiplication
- Analog-digital division
- Digital addition and subtraction
- Speech compression and expansion
- Stepping motor drive

CIRCUIT DESCRIPTION


The MC1508/MC1408 consists of a reference current amplifier, and R-2R ladder, and 8 high speed current switches. For many applications, only a reference resistor and reference voltage need be added.

The switches are non-inverting in operation; therefore, a high state on the input turns on the specified output current component.

The switch uses current steering for high speed, and a termination amplifier consisting of an active load gain stage with unity gain feedback. The termination amplifier holds the parasitic capacitance of the ladder at a constant voltage during switching, and provides a low impedance termination of equal voltage for all legs of the ladder.

The R-2R ladder divides the reference amplifier current into binarily-related components, which are fed to the switches. Note that there is always a remainder current which is equal to the least significant bit. This current is shunted to ground, and the maximum output current is 255/256 of the reference amplifier current, or 1.992mA for a 2.0mA reference amplifier current if the NPN current source pair is perfectly matched.


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATNGS TA = +25°C unless otherwise specified

| | PARAMETER | RATING | UNIT |
|---|---|--|-------------------|
| VCC VEE V5-V12 | Power supply voltage Positive Negative | +5.5 -16.5 | V |
| VO I ₁₄ V ₁₄ ,V ₁₅ | Digital input voltage Applied output voltage Reference current Reference amplifier inputs | +5.5, 0 +0.5, -5.2 5.0 VCC, VEE | V V mA V |
| P _D | Power dissipation (package limitation) Ceramic package Plastic package | 1000 800 | mW |
| TA | Operating temperature range MC1508 MC1408 | -55 to +125 0 to +75 | °C |
| T_{stg} | Storage temperature range | -65 to +70 | °C |

BLOCK DIAGRAM



MC1508-8/1408-8/1408-7

Pin 3 must be 3V more negative than the potential to which R₁₅ is returned.

DC ELECTRICAL CHARACTERISTICS 1 V_{CC} = +5.0Vdc, V_{EE} = -15Vdc, $\frac{V_{ref}}{R_{14}}$ = 2.0mA unless otherwise specified.

MC1508: TA = -55°C to 125°C. MC1408: TA = 0°C to 75°C


| PARAMETER CONDITION | | TEST | MC1508-8 | | | MC1408-8 | | | =0-01 | | | |
|---------------------|---|---|--------------|---------------|---------------------------|--------------|---------------|---------------------------|--------------|---------------|---------------------------|--------|
| | | CONDITIONS | Min Typ Max | | | Min | Тур | Max | Min Typ | | Max | UNIT |
| Er | Relative accuracy | Error relative to full scale to, Figure 3 | | | ±0.19 | | | ±0.19 | | | ±0.39 | % |
| ts | Setting time ¹ | To within 1/2 LSB, includes t'PLH, T'A = +25°C, Figure 4 | | 70 | | | 70 | | | 70 | | ns |
| | Propagation delay | | | | | | | | | | | ns |
| tplH tpHL | time Low-to-high High-to-low | T _A = +25°C, Figure 4 | | 30 | 100 | | 30 | 100 | | 30 | 100 | |
| TCIo | Output full scale current drift | | | -20 | | | -20 | | | -20 | | PPM/°C |
| | Digital input logic level (MSB) | | | | | | | | | | | Vdc |
| ž,√ | High Low | Figure 5 | 2.0 | | 0.8 | 2.0 | | 0.8 | 2.0 | ĺ | 0.8 | |
| Ін | Digital input current (MSB) High | Figure 5 V _{IH} = 5.0V | | 0 | 0.04 | | 0 | 0.04 | | 0 | 0.04 | mA |
| 1 _{IL} | Low | V _{IL} = 0.8V | | -0.4 | -0.8 | | -0.4 | -0.8 | | -0.4 | -0.8 | |
| 115 | Reference input bias current | Pin 15, Figure 5 | | -1.0 | - 5.0 | | -1.0 | - 5.0 | | -1.0 | - 5.0 | μΑ |
| IOR | Output current | Figure 5 | | | | | | | | | | mA |
| | range | V _{EE} = -5.0V V _{EE} = -7.0V to -15V | 0 | 2.0 2.0 | 2.1 4.2 | 0 0 | 2.0 2.0 | 2.1 4.2 | 0 | 2.0 2.0 | 2.1 4.2 | |
| 10 | Output current | Figure 5 $V_{ref} = 2.000V$, $R14 = 1000\Omega$ | 1.9 | 1.99 | 2.1 | 1.9 | 1.99 | 2.1 | 1.9 | 1.99 | 2.1 | mA |
| IO(min) | Off-state | All bits low | | 0 | 4.0 | | 0 | 4.0 | | 0_ | 4.0 | μΑ |
| Vo | Output voltage compliance | E _r ≤0.19% at T _A = +25° C, Figure 5 VEE = -5V VEE below -10V | ! | | -0.55, +0.5 -5.0, +0.5 | | | -0.55, +0.5 -5.0, +0.5 | | | -0.55, +0.5 -5.0, +0.5 | Vdc |
| SRIref | Reference current slew rate | Figure 6 | | 4.0 | | | 4.0 | | | 4.0 | | mA/μs |
| PSRR(- | Output current power supply sensitivity | I _{ref} = 1mA | | 0.5 | 2.7 | | 0.5 | 2.7 | | 0.5 | 2.7 | μA/V |
| lcc lee | Power supply current Positive Negative | All bits low, Figure 5 | | +13.5 -7.5 | +22 -13 | | +13.5 -7.5 | +22 -13 | | +13.5 -7.5 | +22 -13 | mĀ |
| VCCR VEER | Power supply voltage range Positive Negative | T _A = +25°C, Figure 5 | +4.5 -4.5 | +5.0 -15 | +5.5 -16.5 | +4.5 -4.5 | +5.0 -15 | +5.5 -16.5 | +4.5 -4.5 | +5.0 -15 | +5.5 -16.5 | Vdc |
| PD | Power dissipation | All bits low, Figure 5 VEE = -5.0Vdc VEE = -15Vdc | 7.0 | 105 190 | 170 305 | -4.0 | 105 190 | 170 305 | -7.0 | 105 190 | 170 305 | mW |
| | | All bits high, Figure 5 VEE = -5.0Vdc VEE = -15Vdc | | 90 160 | | | 90 160 | | | 90 160 | | |

NOTES

^{1.} All bits switched

MC1508-8/1408-8/1408-7

TYPICAL PERFORMANCE CHARACTERISTICS



FUNCTIONAL DESCRIPTION

Reference Amplifier Drive and Compensation

The reference amplifier provides a voltage at pin 14 for converting the reference voltage to a current, and a turn-around circuit or current mirror for feeding the ladder. The reference amplifier input current (I₁₄) must always flow into pin 14 regardless of the setup method or reference voltage polarity.

Connections for a positive reference voltage are shown in Figure 1. The reference voltage source supplies the full current 1₁₄. For bipolar reference signals, as in the multiplying mode, R₁₅ can be tied to a negative voltage corresponding to the minimum input level. It is possible to eliminate R₁₅ with only a small sacrifice in accuracy and temperature drift.

The compensation capacitor value must be increased with increases in R $_{14}$ to maintain proper phase margin; for R $_{14}$ values of 1.0, 2.5 and 5.0k Ω , minimum capacitor values are 15, 37, and 75pF. The capacitor may be tied to either VEE or ground, but using VEE increases negative supply rejection.

A negative reference voltage may be used if R₁₄ is grounded and the reference voltage is applied to R₁₅ as shown in Figure 2. A high input impedance is the main advantage of this method. Compensation involves a capacitor to VEE on pin 16, using the values of the previous paragraph. The negative reference voltage must be at least 3.0V above the VEE supply. Bipolar input signals may be handled by connecting R₁₄ to a positive reference voltage equal to the peak positive input level at pin 15.

When a dc reference voltage is used, capacitive bypass to ground is recommended. The 5.0V logic supply is not recommended as a reference voltage. If a well regulated 5.0V supply which drives logic is to be used as the reference, R₁₄ should be decoupled

by connecting it to +5.0V through another resistor and bypassing the junction of the 2 resistors with 0.1 μ F to ground. For reference voltages greater than 5.0V, a clamp diode is recommended between pin 14 and ground.

If pin 14 is driven by a high inpedance such as a transistor current source, none of the above compensation methods apply and the amplifier must be heavily compensated, decreasing the overall bandwidth.

Output Voltage Range

The voltage on pin 4 is restricted to a range of -0.55 to +0.5V at +25°C, due to the current switching methods employed in the MC1508/MC1408. When a current switch is turned off, the positive voltage on the output terminal can turn on the output diode and increase the output current level. When a current switch is turned on, the negative output voltage range is restricted. The base of the termination circuit Darlington transistor is 1 diode voltage below ground when pin 1 is grounded, so a negative voltage below ground when pin 1 is grounded, so a negative voltage below the specified safe level will drive the low current device of the Darlington into saturation, decreasing the output current level.

The negative output voltage compliance of the MC1508/MC1408 may be extended to -5.0V by opening the circuit at pin 1. The negative supply voltage must be more negative than -10V. Using a full scale current of 1.992mA and load resistor of 2.5kΩ between pin 4 and ground will yield a voltage output of 256 levels between 0 and -4.980V. Floating pin 1 does not affect the converter speed or power dissipation. However, the value of the load resistor determines the switching time due to increased voltage swing. Values of RL up to 500Ω do not significantly affect performance, but 2.5kΩ load increases worst case settling time to 1.2us (when all bits are switched on). Refer to the subsequent text section on settling time for more details on output loading.

If a power supply value between -5.0V and -10V is desired, a voltage of between 0 and -5.0V may be applied to pin 1. The value of this voltage will be the maximum allowable negative output swing.

Output Current Range

The output current maximum rating of 4.2mA may be used only for negative supply voltages more negative than -7.0V, due to the increased voltage drop across the resistors in the reference current amplifier.

Accuracy

Absolute accuracy is the measure of each

output current level with respect to its intended value, and is dependent upon relative accuracy and full scale current drift. Relative accuracy is the measure of each output current level as a fraction of the full scale current. The relative accuracy of the MC1508/MC1408 is essentially constant with temperature due to the excellent temperature tracking of the monolithic resistor ladder. The reference current may drift with temperature, causing a change in the absolute accuracy of output current. However, the MC1508/MC1408 has a very low full scale current drift with temperature.

The MC1508/±MC1408 series is guaranteed accurate to within ±1/2 LSB at +25° C at a full scale output current of 1.992mA. This corresponds to a reference amplifier output current drive to the ladder network of 2,0mA. with the loss of 1 LSB = 8.0μ A which is the ladder remainder shunted to ground. The input current to pin 14 has a guaranteed value of between 1.9 and 2.1mA, allowing some mismatch in the NPN current source pair. The accuracy test circuit is shown in Figure 3. The 12-bit converter is calibrated for a full scale output current of 1.992mA. This is an optional step since the MC1508/MC1408 accuracy is essentially the same between 1.5 and 2.5mA. Then the MC1508/MC1408 circuits' full scale current is trimmed to the same value with R14 so that a zero value appears at the error amplifier output. The counter is activated and the error band may be displayed on an oscilloscope, detected by comparators, or stored in a peak detector.

Two 8-bit D-to-A converters may not be used to construct a 16-bit accurate D-to-A converter. Sixteen-bit accuracy implies a total error $\pm 1/2$ of 1 part in 65,536, or $\pm 0.00076\%$, which is much more accurate than the $\pm 0.19\%$ specification provided by the MC1508/MC1408.

Multiplying Accuracy

The MC1508/MC1408 may be used in the multiplying mode with 8-bit accuracy when the reference current is varied over a range of 256:1. The major source of error is the bias current of the termination amplifier. Under worst case conditions, these 8 amplifiers can contribute a total of 1.6µA extra current at the output terminal. If the reference current in the multiplying mode ranges from 16µA to 4.0mA, the 1.6µA contributes an error of 0.1 LSB. This is well within 8-bit accuracy.

A monotonic converter is one which supplies an increase in current for each increment in the binary word. Typically, the MC1508/MC1408 is monotonic for all values of reference current above 0.5mA. The

MC1508-8/1408-8/1408-7

recommended range for operation with a dc reference current is 0.5 to 4.0mA.

Settling Time


The worst case switching condition occurs when all bits are switched on, which corresponds to a low-to-high transition for all bits. This time is typically 70ns for settling to within $\pm 1/_2$ LSB for 8-bit accuracy and 200ns to $1/_2$ LSB for 7-bit accuracy. The turnoff is typically under 100ns. These times apply when $R_L \leq 500\Omega$ and $C_O \leq 25pF$.


The slowest single switch is the least significant bit, which turns on and settles in 65ns and truns off in 80ns. In applications where the D-to-A converter functions in a positive going ramp mode, the worst case switching condition does not occur, and a settling time of less than 70ns may be realized. Bit A7 turns on in 50ns and off in 35ns, while bit A6 turns on in 60ns and off in 80ns.

The test circuit of Figure 4 requires a smaller voltage swing for the current switches due

to internal voltage clamping in MC1508/MC1408. A 1.0k Ω load resistor from pin 4 to ground gives a typical settling time of 400ns. Thus, it is voltage swing and not the output Rc time constant that determines settling time for most applications. Extra care must be taken in board layout since this is usually the dominant factor in satisfactory test results when measuring settling time. Short leads, 100μ F supply bypassing for low frequencies, and minimum scope lead length are all mandatory.


TEST CIRCUITS






MC1508-8/1408-8/1408-7

TEST CIRCUITS (Cont'd)







8-BIT MULTIPLYING D/A CONVERTER

MC1508-8/1408-8/1408-7

TEST CIRCUITS (Cont'd)





DESCRIPTION

The NE5018 is a complete 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultralow loading for easy interfacing with all logic systems. The latches appear transparent when the $\overline{\text{LE}}$ input is in the low state. When $\overline{\text{LE}}$ goes high, the input data present at the moment of transition is latched and retained until $\overline{\text{LE}}$ again goes low. This feature allows easy compatibility with most micro-processors.

The chip also comprises a stable voltage reference (5V nominal) and a high slew rate buffer amplifier. The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature co-efficient.

The output of the buffer amplifier may be offset so as to provide bipolar as well as unipolar operation.


FEATURES

- · 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Output buffer amplifier
- Accurate to ± 1/2 LSB (.19%)
 Monotonic to 8 bits
- Amplifier and reference both shortcircuit protected
- Compatible with 8085, 6800 and many other μP's


APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- · Programmable power supplies
- Test equipment
- · Measuring instruments
- · Analog-digital multiplication

PIN CONFIGURATION



BLOCK DIAGRAM



11

SE/NE5018

ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-------------------|---------------------------------|-------------|------|
| V _{CC} + | Positive supply voltage | 18 | ٧ |
| VCC- | Negative supply voltage | -18 | V |
| VIN | Logic input voltage | 0 to 18 | v |
| VREFIN | Voltage at VREF input | 12 | v |
| VREFADJ | Voltage at VREF adjust | 0 to VREF | v |
| VSUM | Voltage at sum node | 12 | v |
| REFSC | Short-circuit current | ł 1 | |
| | to ground at VRFF OUT | Continuous | |
| OUTSC | Short-circuit current to ground | } | |
| | or either supply at VOLIT | Continuous | |
| PD | Power dissipation* | | |
| _ | -N package | 800 | mW |
| | -F package | 1000 | mW |
| TA | Operating temperature range | (| |
| *- | SE5018 | -55 to +125 | °C |
| | NE5018 | 0 to +70 | °Č |
| ^T STG | Storage temperature range | -65 to +150 | °Č |
| TSOLD | Lead soldering temperature | | • |
| | (10 seconds) | 300 | °C |

^{*}NOTES

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}+$ = +15V, $V_{CC}-$ = -15V, SE5018. -55°C \leq T_A \leq 125°C, NE5018. 0°C \leq T_A \leq 70°C unless otherwise specified! Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | | SE5018 | | | NE5018 | | |
|------------------|--|--|---------------|------------------|-----------------|---------------|------------------|-----------------|---------------------|
| | | 1ESI CONDITIONS | Min | Тур | Max | Min | Тур | Max | TINU |
| | Resolution Monotonicity Relative accuracy | | 8 8 | 8 8 | 8 8 ±0.19 | 8 8 | 8 8 | 8 8 ±0.19 | Bits Bits %FS |
| Vcc+ Vcc- | Positive supply voltage Negative supply voltage | | 11.4 -11.4 | 15 -15 | | 11.4 -11.4 | 15 -15 | | V |
| VIN(1) VIN(0) | Logic "1" input voltage Logic "0" input voltage | Pin 1 = 0V Pin 1 = 0V | 2.0 | | 0.8 | 2.0 | | 0.8 | V |
| IN(1) IN(0) | Logic "1" input current Logic "0" input current | Pin 1 = 0V, $2V < V_{IN} < 18V$ Pin 1 = 0V, $-5V < V_{IN} < 0.8V$ | | 0.1 -2.0 | 10 -10 | | 0.1 -2.0 | 10 -10 | μA μA |
| V _{FS} | Full scale output voltage | Unipolar operation VREF IN = 5.000V, TA = 25°C | 9.50 | 9.961 | 10.50 | 9.50 | 9.961 | 10.50 | V |
| V _{FS} | Full scale output voltage | Bipolar operation VREF IN = 5.000V, TA = 25°C | 4.5 -5.04 | +4.961 -5.000 | 5.5 -4.960 | 4.5 5.04 | +4.961 -5.000 | 5.5 4.960 | V |
| Vzs | Zero scale voltage | | ~30 | 5 | +30 | -30 | 5 . | +30 | mV |
| los | Output short circuit current | TA = 25°C VOUT = 0V | | 15 | 40 | | 15 | 40 | mA |
| | Output power supply rejection (+) | V- = -15V, 13.5V≤V+≤16.5V, external VREF IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| PSR-(out) | Output power supply rejection (-) | V+ = 15V, -13.5V≤V-≤-16.5V, external V _{REF IN} = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| TCFS | Full scale temperature coefficient | VREF IN = 5.000V | | 20 | | | 20 | | ppm/°(|
| TCZS | Zero scale temperature coefficient | | i i | 5 | | | 5 | | ppm/°C |

For N package, derate at 120°C/W above 35°C For F package, derate at 75°C/W above 75°C

SE/NE5018

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC}+=+15V, V_{CC}-=-15V, SE5018. -55^{\circ}C \le T_{A} \le 125^{\circ}C, NE5018. 0^{\circ}C \le T_{A} \le 70^{\circ}C$ unless otherwise specified.¹

Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | | SE/5018 | 3 | | NE5018 | | |
|-----------------|--|--|------|---------|----------------|------|--------|---------|-------------|
| | | | Min | Тур | Max | Min | Тур | Max | UNIT |
| REFSC | Reference output current Reference short circuit current | Note 8 T _A = 25°C VREF OUT = 0V | | 15 | 3 30 | | 15 | 3 30 | mA mA |
| PSR+(REF) | rejection (+) | $V- = -15V$, $13.5V \le V+ \le 16.5V$, $I_{REF} = 1.0 \text{mA}$ | | .003 | .01 | | .003 | .01 | %VR/ %VS |
| PSR-(REF) | Reference power supply rejection (-) | $V+ = 15V, -13.5V \le V- \le 16.5V,$ | | .003 | .01 | | .003 | .01 | %VR/ %VS |
| VREF | Reference voltage | IRFF = 1.0mA | 4.9 | 5.0 | 5.25 | 4.9 | 5.0 | 5.25 | V |
| TCREF | Reference voltage temperature coefficient | IREF = 1.0mA IREF = 1.0mA TA = 25°C | | 60 | | | 60 | | ppm/°C |
| Z _{IN} | DAC VREF IN input impedance | IREF = 1.0mA TA = 25°C | 4.15 | 5.0 | 5.85 | 4.15 | 5.0 | 5.85 | ΚΩ |
| lcc+ | Positive supply current | V _{CC} + = 15V | | 7 | 14 | | 7 | 14 | mA |
| lcc- | Negative supply current | V _{CC} - = -15V | | -10 | -15 | | -10 | -15 | mA |
| PD | Power dissipation | IREF = 1.0mA, VCC = ± 15V | | 255 | 435 | | 255 | 435 | mW |

AC ELECTRICAL CHARACTERISTICS 2 V_{CC} = ± 15V, T_A = 25°C


| | PARAMETER | то | FROM | TEST CONDITIONS | SE | /NE501 | 18 | UNIT |
|---|---|---|-------------------------------------|--|------------------|---------------------------------|-----|----------------------|
| | | | | TEST CONDITIONS | Min | Тур | Max | UNIT |
| T _{SLH} T _{SHL} | Settling time Settling time | ± ½ LSB ± ½ LSB | Input Input | All bits low to high ³ All bits high to low ⁴ | | 1.8 2.3 | | μs μs |
| ^t pih ^t phi ^t pisb ^t pih ^t phi | Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay | Output Output Output Output Output Output | Input Input Input LE LE | All bits switched low to high ³ All bits switched high to low ⁴ 1 LSB change ³ . ⁴ low to high transition ⁵ high to low transition ⁶ | | 300 150 150 300 150 | | ns ns ns ns |
| t _s t _h t _{pw} | Set-up time Hold time Latch enable pulse width | LE Input | Input LE | 2, 7 2, 7 2, 7 | 100 50 150 | | | ns ns ns |


NOTES


- 2. Refer to Figure 3.
- 3. See Figure 6. 4. See Figure 7.
- 5. See Figure 8.
- 6. See Figure 9.
- 7. See Figure 10.
- 8. For reference currents > 3mA, use of an external buffer is required.


^{1.} Refer to Figure 2.


SE/NE5018

















SE/NE5018







DESCRIPTION

The NE5019 is a complete 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultralow loading for easy interfacing with all logic systems. The latches appear transparent when the $\overline{\text{LE}}$ input is in the low state. When $\overline{\text{LE}}$ goes high, the input data present at the moment of transition is latched and retained until $\overline{\text{LE}}$ again goes low. This feature allows easy compatibility with most micro-processors.

The chip also comprises a stable voltage reference (5V nominal) and a high slew rate buffer amplifier. The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature co-efficient.

The output of the buffer amplifier may be offset so as to provide bipolar as well as unipolar operation.


FEATURES

- 8-bit resolution
- Input latches
- . Low-loading data inputs
- On-chip voltage reference
- Output buffer amplifier
 Accurate to ± 1/4 LSB (.1%)
- Monotonic to 8 bits
- Amplifier and reference both shortcircuit protected
- Compatible with 8085, 6800 and many other μP's


APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-------------------|---------------------------------|-------------|------|
| Vcc+ | Positive supply voltage | 18 | V |
| V _{CC} - | Negative supply voltage | -18 | V |
| VIN | Logic input voltage | 0 to 18 | V |
| VREFIN | Voltage at VREF input | 12 | V |
| VREFADJ | Voltage at VREF adjust | 0 to VREF | V |
| VSUM | Voltage at sum node | 12 | V |
| REFSC | Short-circuit current | | |
| | to ground at VREF OUT | Continuous | |
| OUTSC | Short-circuit current to ground | } | |
| | or either supply at VOUT | Continuous | |
| PD | Power dissipation* | } | |
| | -N package | 800 | mW |
| | -F package | 1000 | mW |
| TA | Operating temperature range | } | |
| | SE5019 | -55 to +125 | °C |
| | NE5019 | 0 to +70 | °C |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TSOLD | Lead soldering temperature | 1 | |
| | (10 seconds) | 300 | °C |

'NOTES

For N package, derate at 120°C/W above 35°C

For F package, derate at 75° C/W above 75°C

DC ELECTRICAL CHARACTERISTICS $V_{CC}+=+15V, V_{CC}-=-16V, SE5019. -55^{\circ}C \le T_{A} \le 125^{\circ}C,$ NE5019. 0°C \leq T_A \leq 70°C unless otherwise specified.

Typical values are specified at 25°C

| | A.D.A.4ETED | TEST CONDITIONS | | SE5019 | | | NE5019 | | דואט |
|--|---|---|-----------------------|---------------------------|------------------------|-----------------------|---------------------------|------------------------|--------------------------|
| ' | PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | וואט |
| | Resolution Monotonicity Relative accuracy | | 8 8 | 8 | 8 8 ±0.1 | 8 8 | 8 8 | 8 8 ±0.1 | Bits Bits %FS |
| Vcc+ Vcc- | Positive supply voltage Negative supply voltage | | 11.4 -11.4 | 15 -15 | | 11.4 -11.4 | 15 -15 | | V V |
| VIN(1) VIN(0) | Logic "1" input voltage Logic "0" input voltage | Pin 1 = 0V Pin 1 = 0V | 2.0 | | 0.8 | 2.0 | | 0.8 | V V |
| ¹ IN(1) ¹ IN(0) | Logic "1" input current Logic "0" input current | Pin 1 = 0V, $2V < V_{IN} < 18V$ Pin 1 = 0V, $-5V < V_{IN} < 0.8V$ | | 0.1 -2.0 | 10 -10 | | 0.1 -2.0 | 10 -10 | μ Α μ Α |
| V _{FS} | Full scale output voltage Full scale output voltage | Unipolar operation VREF IN = 5.000V, TA = 25°C Bipolar operation VREF IN = 5.000V, TA = 25°C | 9.50 4.5 -5.040 | 9.961 +4.961 -5.000 | 10.50 5.5 -4.960 | 9.50 4.5 -5.040 | 9.961 +4.961 -5.000 | 10.50 5.5 ~4.960 | v |
| v _{zs} | Zero scale voltage | | ~30 | 5 | +30 | -30 | 5 | +30 | m∨ |
| los | Output short circuit current | TA = 25°C VOUT = 0V | | 15 | 40 | | 15 | 40 | mA |
| PSR+(out) | Output power supply rejection (+) | $V- = -15V$, $13.5V \le V + \le 16.5V$, external VREF IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| PSR-(out) | Output power supply rejection (-) | V+ = 15V, -13.5V≤V-≤-16.5V, external V _{REF} IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| TCFS | Full scale temperature coefficient | VREF IN = 5.000V | | 20 | | | 20 | | ppm/°C |
| TCZS | Zero scale temperature coefficient | | | 5 | | | 5 | | ppm/°C |

NOTE 1. Refer to Figure 2.

SE/NE5019

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC}+=+15V, V_{CC}-=-15V, SE5019. -55^{\circ}C \le T_{A} \le 125^{\circ}C, NE5019. 0^{\circ}C \le T_{A} \le 70^{\circ}C \text{ unless otherwise specified.}$ Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | | SE 5019 | | | NE5019 | | דואט |
|-----------------|--|--|-------------|---------|----------------|------|--------|----------------|-------------|
| | PARAMETER | TEST CONDITIONS | Min Typ Max | | Max | Min | Тур | Max | UNIT |
| REF REFSC | REFSC Reference short circuit current TA = 25°C VREF OUT = 0V | | | 15 | 3 30 | | 15 | 3 30 | mA mA |
| PSR+REF | Reference power supply rejection (+) | $V- = -15V$, $13.5V \le V+ \le 16.5V$, $I_{REF} = 1.0mA$ | | .003 | .01 | | .003 | .01 | %VR/ %VS |
| PSR-REF | Reference power supply rejection (-) | $V+ = 15V, -13.5V \le V- \le 16.5V,$ | | .003 | .01 | | .003 | .01 | %VR/ %VS |
| VREF | Reference voltage | IREF = 1.0mA | 4.9 | 5.0 | 5.25 | 4.9 | 5.0 | 5.25 | V |
| TCREF | Reference voltage temperature coefficient | IREF = 1.0mA TA = 25°C | | 60 | | | 60 | | ppm/°C |
| Z _{IN} | DAC VREFIN input impedance | IREF = 1.0mA T _A = 25°C | 4.15 | 5.0 | 5.85 | 4.15 | 5.0 | 5.85 | ΚΩ |
| lcc+ | Positive supply current | V _{CC} + = 15V | | 7 | 14 | | 7 | 14 | mA |
| lcc | Negative supply current | V _{CC} = -15V | | -10 | -15 | ! | -10 | -15 | mA |
| PD | Power dissipation | IREF = 1.0mA, V _{CC} = ± 15V | | 255 | 435 | | 255 | 435 | mW |

NOTE

AC ELECTRICAL CHARACTERISTICS 2 V_{CC} = \pm 15V, T_A = 25°C


| | PARAMETER | то | FROM | TEST CONDITIONS | Si | E/NE50 | 19 | UNIT |
|---------------------------------------|---|--|-------------------------------------|--|------------------|---------------------------------|-----|----------------------|
| | TANAME JEN | 10 | PROM | 1231 CONDITIONS | Min | Тур | Max | UNII |
| T _{SLH} | Settling time Settling time | ±½ LSB ±½ LSB | Input Input | All bits low to high ³ All bits high to low ⁴ | | 1.8 2.3 | | μs μs |
| tplh tphi tplsb tplh tphi | Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay | Output Output Output Output Output | Input Input Input LE LE | All bits switched low to high ³ All bits switched high to low ⁴ 1 LSB change ³ , ⁴ low to high transition ⁵ high to low transition ⁶ | | 300 150 150 300 150 | | ns ns ns ns |
| ts th tpw | Set-up time Hold time Latch enable pulse width | LE Input | Input LE | 2, 7 2, 7 2, 7 | 100 50 150 | | | ns ns ns |


NOTES


- 2. Refer to Figure 3.
- 3. See Figure 6.
- See Figure 7.
 See Figure 8.
- 6. See Figure 9.
- 7. See Figure 10
- 8. For reference currents > 3mA, use of an external buffer is required.


^{1.} Refer to Figure 2.


SE/NE5019

















11







DESCRIPTION

The NE5020 is a microprocessor-compatible monolithic 10-bit digital to analog converter subsystem. This device offers 10-bit resolution and ±0.1% accuracy and monotonicity guaranteed over full operating temperature range.

Low loading latches, adjustable logic thresholds and addressing capability allow the NE5020 to directly interface with most microprocessor and logic controlled systems.

The NE5020 contains internal voltage reference, DAC switches and resistor ladder. Also, the input buffer and output summing amplifier are included. In addition, the matched application resistors for scaling either unipolar or bipolar output values are included on a single monolithic chip.

The result is a near minimum component count 10-bit resolution DAC system.


FEATURES

- 10-bit resolution
- Guaranteed monotonicity over operating range
- ±0.1% relative accuracy
- Unipolar (0V to +10V) and Bipolar (±5V) output range
- Logic bus compatible
- 5μsec settling time


APPLICATIONS

- Precision 10-bit D/A converters
- 10-bit Analog to Digital converters
- Programmable power supplies
- Test equipment
- Measurement instruments

PIN CONFIGURATION



BLOCK DIAGRAM



11

NE5020

ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|------------------|---------------------------------|-------------|------|
| Vcc+ | Positive supply voltage | 18 | V |
| vcc- | Negative supply voltage | -18 | V |
| VIN | Logic input voltage | 0 to 18 | V |
| VREF IN | Voltage at +VREF input | 12 | ٧ |
| VREF ADJ | Voltage at VRFF adjust | 0 to VREF | V |
| V _{SUM} | Voltage at sum node | 12 | V |
| REFSC | Short-circuit current | | |
| | to ground at VREE OUT | Continuous | |
| OUTSC | Short-circuit current to ground | | |
| | or either supply at VOUT | Continuous | |
| P_{D} | Power dissipation* | | |
| | -N package | 800 | mW |
| | F package | 1000 | mW |
| TA | Operating temperature range | | |
| | NE5020 | 0 to +70 | °C |
| TSTG | Storage temperature range | -65 to +150 | °Č |
| TSOLD | Lead soldering temperature | | - |
| | (10 seconds) | 300 | °C |

^{*}NOTES

For N package, derate at 120°C/W above 35°C For F package, derate at 75°C/W above 75°C

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}+$ = +15V, $V_{CC}-$ = -15V, 0°C \leq T_A \leq 70°C unless otherwise specified.¹ Typical values are specified at 25°C

| | | | | NE5020 | | |
|------------------------------------|--|---|-----------------------------|---------------------------------|------------------------------|------------------------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | TINU |
| | Resolution Monotonicity Relative accuracy | | | | 10 10 ±0.1 | Bits Bits %FS |
| ACC+ | Positive supply voltage Negative supply voltage | | 11.4 -11.4 | 15 -15 | 16.5 -16.5 | V |
| VIN(1) VIN(0) | Logic "1" input voltage Logic "0" input voltage | Pin 1 = 0V Pin 1 = 0V | 2.0 | | 0.8 | V |
| IN(1) IN(0) | Logic "1" input current Logic "0" input current | Pin 1 = 0V, $2V < V_{ N } < 18V$ Pin 1 = 0V, $-5V < V_{ N } < 0.8V$ | | 0.1 -2.0 | 10 10 | μA μA |
| V _{FS} V _{FS} | Full scale output voltage Full scale output voltage Zero scale voltage | Unipolar operation VREF IN = 5.000V, TA = 25°C Bipolar operation VREF IN = 5.000V, TA = 25°C Unipolar operation | 9.5 4.5 -5.040 -30 | 9.9902 4.9902 -5.000 5 | 10.5 5.5 -4.960 +30 | V V mV |
| los | Output short circuit current | TA = 25°C VOUT = 0V | | ± 15 | ± 40 | mA |
| PSR-(out) | Output power supply rejection (+) Output power supply rejection (-) | V- = -15V, 13.5V≤V+≤16.5V, external VREF IN = 5.000V V+ = 15V, -13.5V≤V-≤-16.5V, external VREF IN = 5.000V | | .001 | .01 .01 | %FS/ %VS %FS/ %VS |
| | Full scale temperature coefficient Zero scale temperature coefficient | V _{REF IN} = 5.000V | | 20 5 | | ppmFS /°C ppmFS /°C |

NOTE

1. Refer to Figure 2

NE5020

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC}^+ = +15V$, $V_{CC}^- = -15V$, $0^{\circ}C \le T_A \le 70^{\circ}C$ unless otherwise specified. Typical values are specified at 25°C

| | PARAMETER | | 1 | NE5020 | | | |
|---------------------------------------|---|--|-----|----------------|------------------|----------------|--|
| | | TEST CONDITIONS | Min | Тур | Max | UNIT | |
| REF SC | Reference output current Reference short circuit current | T _A = 25°C VREF OUT = 0V | | 15 | 3 30 | mA mA | |
| | Reference power supply rejection (+) | $V- = -15V$, $13.5V \le V+ \le 16.5V$, $I_{REF} = 1.0mA$ | | .003 | .01 | %VR/ | |
| | Reference power supply rejection (-) | $V+ = 15V, -13.5V \le V- \le 16.5V,$ | | .003 | .01 | %VR/ %VS | |
| V _{REF} TC _{REF} | Reference voltage Reference voltage temperature coefficient | IREF = 1.0mA, TA = 25°C | 4.9 | 5.0 60 | 5.25 | V ppm/°C | |
| ZIN | DAC VREFIN input impedance | IREF = 1.0mA | | 5.0 | l I | kΩ | |
| ICC+ ICC- PD | Positive supply current Negative supply current Power dissipation | $V_{CC} + = 15V$ $V_{CC} - = -15V$ $I_{REF} = 1.0 \text{mA}, V_{CC} = \pm 15V$ | | 7 10 255 | 14 -15 435 | mA mA mW | |

AC ELECTRICAL CHARACTERISTICS 3 $v_{CC} = \pm 15V$, $T_A = 25^{\circ}C$

| DADAMETED | | PARAMETER TO FROM | | | NE5020 | | | |
|---|---|--|---|---|------------------|------------------------------------|-----|----------------------------|
| | FARAMETER | TO FROM | | TEST CONDITIONS | Min | Тур | Max | UNIT |
| TSLH TSHL tplh tphl tplsb tplh tplh | Settling time Settling time Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay | ± ½ LSB ± ½ LSB Output Output Output Output Output Output | Input Input Input Input Input LE LE | All bits low to high ⁴ All bits high to low ⁵ All bits switched low to high ⁴ All bits switched high to low ⁵ 1 LSB change ^{4,5} low to high transition ⁶ high to low transition ⁷ | | 5 5 300 150 150 300 | | μs μs ns ns ns |
| ts th tpw | Set-up time Hold time Latch enable pulse width | LE Input | Input LE | 3, 8 3, 8 3, 8 | 100 50 150 | | | ns ns ns |

NOTES

^{1.} Refer to Figure 2.

^{2.} For IREF OUT greater than 3mA, an external buffer is required.

^{3.} Refer to Figure 3.


^{4.} See Figure 6.


^{5.} See Figure 7:


^{6.} See Figure 8. 7. See Figure 9.


^{8.} See Figure 10.


NE5020


















NE5020









11

CIRCUIT DESCRIPTION

The NE5020 provides ten data latches, an internal voltage reference, application resistors, and a scaled output voltage, in addition to the basic DAC components (see block diagram, figure 1).

Latch Circuit

Digital interface with the NE5020 is readily accomplished through the use of two latch enable ports (LE1 and LE2) and ten data input latches. LE2 controls the two most significant bits of data (DBg and DBg) while LE₁ controls the eight lesser significant bits (DB7 through DB $_{\phi}$). Both the latch enable ports (LE) and the data inputs are static and threshold sensitive. When the latch enable ports (LE) are high (Logic '1') the data inputs become very high impedances and essentially disappear from the data bus. Addressing the LE with a low (Logic '0') the latches become active and adapt the logic states present on the data bus. During this state, the output of the DAC will change to the value proportional to the data bus value. When the latch enable returns to a high state, the selected set of data inputs (i.e., depending on which LE goes high) 'memorize' the data bus logic states and the output changes to the unique output value corresponding to the binary word in the latch.

The data inputs are inactive and high impedance (typically requiring $-2\mu A$ for low (.8V max) or 0.1 μA for high (2.0V min)) when the $\overline{\rm LE}$ is high. Any changes on the data bus with $\overline{\rm LE}$ high will have no effect on the DAC output.

The digital logic inputs (LE and DB) for the NE5020 utilize a differential input logic system with a threshold level of +1.4 volts with respect to the voltage level on the digital ground pin (Pin 1). Figure 11 details several bias schemes used to provide the proper threshold voltage levels for various logic families.

To be compatible with a bus orientated system the DAC should respond in as short a period as possible to insure full utilization of the microprocessor, controller and I/O control lines. Figure 10 shows the typical timing requirements of the latch and data lines. This figure indicates that data on the data bus should be stable for at least 50nsec after IE is changed to a high state.


The independent $\overline{\text{LE}}$ ($\overline{\text{LE}}_1$ and $\overline{\text{LE}}_2$) lines allow for direct interface from an 8 bit data bus (see figure 12). Data for the two MSB's is supplied and stored when $\overline{\text{LE}}_2$ is activated low and returned high according to the NE5020 timing requirements. Then $\overline{\text{LE}}_1$ is activated low and the remaining eight LSB's of data are transferred into the DAC. With


LE₁ returning high the loading of ten bit data word from an eight bit data bus is complete.

Occasionally the analog output must change to its data value within one data address operation. This is no problem using the NE5020 on a 16 bit bus or any other data bus with 10 or greater data bits.

This can be accomplished from an 8 bit data bus by utilizing an external latch circuit to preload the two MSB data values. Figure 13 shows the circuit configuration.

After preloading (via $\overline{\text{LE}}$ pre-load) the external latch with the two MSB values, $\overline{\text{LE}}_2$ is activated low and the eight LSB's and the





two MSB's are concurrently loaded into the DAC in one address operation. This permits the DAC output to make its appropriate change at one time.

Reference Interface

The NE5020 contains an internal bandgap voltage reference which is designed to have a very low temperature coefficient and excellent long term stability characteristics.

The internal bandgap reference (1.23V) is buffered and amplified to provide the 5 volt reference output. Providing a VREFADJ (pin 14) allows trimming of the reference output. Utilization of the adjust circuit shown in figure 16 performs not only VREF adjustment but also full scale output adjust. Notice that the VREFADJ pin is essentially the sum node of an op amp and is sensitive to excessive node capacitance. Any capacitance on the node can be minimized by placing the external resistors as close as possible to the VREFADJ pin and observing good layout practices.

The VREE out node can drive loads greater than the DAC VREF input requirements and can be used as an excellent system voltage reference. However, to minimize load effects on the DAC system accuracy, it is recommended that a buffer amplifier is used.

Input Amplifier

The DAC reference amplifier is a high gain internally compensated op amp used to convert the input reference voltage to a precision bias current for the DAC ladder net-

Figure 1 details the input reference amplifier and current ladder. The voltage to current converter of the DAC amp will generate a 1mA reference current through QR with a 5 volt VREE. This current sets the input bias to the ladder network. Data bit 9 (DBq)(Qq), when turned on, will mirror this current and will contribute 1mA to the output. DB8 (Q8) will contribute 1/2 of that value or 0.5mA and so on. These current values act as current sinks and will add at the sum node to produce a DAC ladder to sum node function

$$\begin{split} I_{OUT} &= \frac{2V_{REF}}{R_{REF}} \quad \left(\frac{DB9}{2} + \frac{DB8}{4} + \frac{DB7}{8} + \right. \\ &\left. \frac{DB6}{16} + \frac{DB5}{32} + \frac{DB4}{64} + \frac{DB3}{128} + \right. \\ &\left. \frac{DB2}{256} + \frac{DB1}{512} + \frac{DB0}{1024} \right) \end{split}$$

Because of the fixed internal compensation of the reference amp, the slew rate is limited to typically 0.7V/μsec and source impedances at the VRFF INDIT greater than $5k\Omega$ should be avoided to maintain stability.

The -VREE INPUT pin is uncommitted to allow utilization of negative polarity reference voltages. In this mode +VREF INPUT is grounded and the negative reference is tied directly to the -VREF INPUT. The -VREF INPUT contains a 5kΩ resistor that matches a like resistor in the +VRFF INPUT to reduce voltage offset caused by op amp input bias currents.

Output Amplifier and Interface

The NE5020 provides an on chip output op amp to eliminate the need for additional external active circuits. Its two stage design with feed forward compensation allows it to slew at 15V/usec and settle to within ± ½LSB in 5μsec. These times are typical when driving the rated loads of $R_L \ge 5k$ and $C_l \leq 50pF$ with recommended values of CFF = 1nF and CFB = 30pF. Typical input offset voltages of 5mV and 50k open loop gain insure an accurate current to voltage conversion is performed when using the on chip RFB resistor. RFB is matched to RREF and RBIP to maintain accurate voltage gain over operating conditions. The diode shown from ground to sum node prevents the DAC current switches from saturating the op amp during large signal transitions which would otherwise increase the settling time.

The output op amp also incorporates output short circuit protection for both positive and negative excursions. During this fault condition IOUT will limit at ± 15mA typical. Recovery from this condition to rated accuracy will be determined by duration of short circuit and die temperature stabilization.

Bipolar Output Voltage


The NE5020 includes a thermally matched resistor, RBIP, to offset the output voltage by 5 volts to obtain -5V to +5V output voltage range operation. This is accomplished by shorting pins 18 and 22 (see figure 14). This connection produces a current equal to (VREF IN - Vsum node) + RBIP, (1mA nominal), which is injected into the sum node. Since full scale current out is approximately $2mA (1.9980mA), (2mA - 1mA)5k \approx 5V will$ appear at the output. For zero DAC output currents, 1mA is still injected into sum mode and $V_{OUT} = -(5k)(1mA) = -5V$. Zero scale adjust and full scale adjust are performed as described below, noting that full scale voltage is now approximately +5 volts, zero scale adjust may be used to trim VOUT = 0.00 with the MSB high or $V_{OUT} = -5.0V$ with all bits off.

Zero Scale Adjustment

The method of trimming the small offset error that may exist when all data bits are low is shown in figure 15. The trim is the result of injecting a current from resistor Ro that counteracts the error current. Adjusting potentiometer R₁ until V_{OUT} equals 0.000 volts in the unipolar mode or -5.000 volts in the bipolar mode (see bipolar section) accomplishes this trim.

Full Scale Adjustment


A recommended full scale adjustment circuit when using the internal voltage reference is shown in figure 16. Potentiometer R3 is adjusted until VOUT equals 9.99023V. In many applications where the absolute accu-




racy of full scale is of low importance when compared to the other system accuracy factors, then this adjustment circuit is optional.

As resistors R_{REF}, R_{fb} and R_{BIP} shown in figure 1 are integrated in close proximity,

they match and track in value closely over wide ambient temperature variations. Typical matching is less than $\pm 0.3\%$ which implies that typical full scale (or gain) error is less than $\pm 0.3\%$ of ideal full scale value.





DESCRIPTION

The NE5034 is a high-speed microprocessor-compatible 8-bit Analog-to-Digital converter. It uses the successive approximation conversion technique, and includes the comparator, reference DAC, SAR, an internal clock and three-state buffers all on the same chip.

The converter can accommodate a wide analog input voltage range, bipolar or unipolar, selectable through external input resistors. An external capacitor controls the internal clock frequency, providing conversion times down to $17\mu s$. Faster conversion times are possible using an external clock.

Microprocessor interfacing requirements are simple, allowing analog-to-digital conversion with a minimum of external components.


FEATURES

- 8-bit resolution and accuracy
- · Accepts unipolar or bipolar inputs
- Three-state output buffers for easy microprocessor interface
- · Choice of internal or external clocking
- Short conversion time, 17μs typical using internal clock

APPLICATIONS

- All microprocessor-based monitoring and control systems requiring analog signal inputs.
- Typical applications include: Automated process control, machine tools, robots, test and measurement instruments, environmental controls
- Other applications include: Ratiometric A/D conversion, very high resolution A/D conversion systems requiring high speed 8-bit building blocks


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-------------------|---|-------------------------|------|
| V _{cc} + | Positive supply voltage | 0 to +6 | V |
| V _{CC} + | Negative supply voltage | 0 to 15 | Ιċ |
| IREF | Reference current | 1.5 | mA. |
| IIN | Analog input current | 5.0 | mA |
| v_o | Data output voltage | 6.0 | ''' |
| Analog | GND to Digital GND | 1.0 | ľ |
| V _t | Logic input voltage | -1 to V _{CC} + | ľ |
| P _D | Power dissipation | - 110 VCC+ | V |
| | N package | 800 | mW |
| | F package | 1000 | mW |
| TA | Operating temperature range | 0 to + 70 | °C |
| TSTG | Storage temperature range | - 65 to + 150 | ÷C |
| TSOLD | Lead soldering temperature (10 seconds) | 300 | •0 |

BLOCK DIAGRAM



NE5034

DC ELECTRICAL CHARACTERISTICS $+ V_{CC} = 5.0V$, $- V_{CC} = -12V$, $0^{\circ}C \le T_A \le 70^{\circ}C$ unless otherwise specified

| | SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------|---|--|-------|-------|-------|------|
| | Resolution | | 8 | 8 | 8 | Bits |
| | Relative accuracy error ^{1, 2} | | | | ± 1/2 | LSB |
| V _{cc} + | Positive supply range | | 4.75 | 5.0 | 5.25 | ٧ |
| V _{cc} - | Negative supply range | | -11.4 | - 12 | -12.6 | ٧ |
| E _{FS} | Full scale gain error | I _{REF} = 1.0mA, T _A = 25 °C | | ± 2 | ±5 | LSB |
| E _{2S} | Zero scale offset error | I _{REF} = 1.0mA, T _A ≈ 25 °C | | ± 0.5 | ±1 | LSB |
| Psr | Power supply rejection ³ | I_{REF} = 1.0 mA, V_{CC} + 4.75 to + 5.25V, V_{CC} - 11.4 to - 12.6V | | | ± 1/2 | LSB |
| VIH | Logic 1 input voltage (STRT and OE) | | 2.0 | | | ٧ |
| V _{IH} | Logic 1 input voltage ext. clock | | 2.4 | | | ٧ |
| V _{IL} | Logic 0 input voltage (STRT and OE) | | | | 0.8 | ٧ |
| V _{IL} | Logic 0 input voltage ext clock | | | | 0.7 | ٧ |
| I _{IH} | Logic 1 input current (STRT and OE) | V _{IN} = 2.4V | | | 20 | μА |
| I _{IH} | Logic 1 input current ext clock | V _{IN} = 2.4V | | 100 | | μА |
| I _{IL} | Logic 0 input current (STRT and OE) | V _{IN} = 0.4V | | - 20 | - 100 | μA |
| I _{IL} | Logic 0 input current ext. clock | V _{IN} = 0.7V | | - 100 | | μΑ |
| V _{OL} | Logic 0 output voltage | $I_{OL} = 1.6 \text{mA}, \overline{OE} = 0.8 \text{V}$ | | | 0.4 | V |
| V _{OH} | Logic 1 output voltage | $I_{OH} = 400\mu A, \overline{OE} = 0.8V$ | 2.4 | | | ٧ |
| loz | Three-state leakage | $\overline{OE} = 2.0V$, $V_{OL} = 0V$ or $5V$ | | ± 10 | | μА |
| I _{CC+} | Positive supply current | V _{CC} + 5V, V _{CC} - 12V | I | 18 | 36 | mA |
| Icc | Negative supply current | V _{CC} + 5V, V _{CC} - 12V | | - 11 | - 22 | mA |

NOTES

3. MAX change in full scale.

AC ELECTRICAL CHARACTERISTICS V+ = +5V, V- = -12V, TA = 25°C

| SYMBOL & PARAMETER | то | FROM | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|-----------------------|-----------|--------------------------------------|-----|-----|-----|------|
| Internal clock frequency | | | C _L = 60pF (See Figure 1) | | 500 | | KHz |
| External clock frequency | | | | | | 700 | KHz |
| Tw STRT pulse width | | | Clock freq. = 500KHz | 400 | | | ns |
| External clock pulse width positive/negative | | | | 600 | | | ns |
| Set up time ¹ | | | See Figure 3 | 300 | | | ns |
| tp (out data) propagation delay | data out | ŌĒ | See Figure 2 | | 50 | 200 | ns |
| tp (out DR) propagation delay | data ready out | 8th clock | See Figure 3 | | 700 | | ns |
| tp (3-state) propagation delay 3-state | high impedance o/p | ŌĒ | See Figure 2 | | 60 | 200 | ns |
| tp (DB0) propagation delay | DB0 | DR | See Figure 3 | | | 500 | ns |
| tp (SDR) STRT low to DR high | data ready high | STRT low | See Figure 3 | | 700 | | ns |


NOTE

1. See description of "Set up time".


^{1.} Relative accuracy is defined as the deviation of the code transition points from the ideal code transition points on a straight line drawn from zero scale to full scale of the device.

^{2.} Specifications given in LSBs refer to the weight of the least significant bit at the 8-bit level which is 0.39% of the full scale voltage.


TYPICAL PERFORMANCE CHARACTERISTICS



TEST LOAD CIRCUITS







FUNCTIONAL PIN DEFINITIONS DATA READY (DR)

This is an output pin used to indicate that a conversion is in progress. \overline{DR} goes to a logic "1" when \overline{STRT} is at a logic "0". At the completion of a conversion \overline{DR} returns to a logic "0". There is a delay (MAX 0.5μ s) from the time \overline{DR} goes to "0" to the time DB0 data is valid.

DB0-DB7

Eight three-state data outputs each with a drive capability of one TTL load. DB0 is the LSB and DB7 is the MSB.

ŌE

Output enable input. When OE is at a logic "1" the data outputs assume a high impedance state. With OE at a logic "0", data is placed on the outputs. Data appearing on the outputs is only valid if both OE and DR are at logic "0" (see note on DR timing).

STRT

This pin is used to reset the converter and start a new conversion. A logic "0" applied to this pin for a minimum of 400ns will reset the converter to a condition with DB7 at a logic "1" and all other Data outputs at logic "0". It will also cause DR to go to a logic "1" (see timing diagrams for delay times). Conversion will start with the 1st clock pulse after STRT returns to a

logic "1" (see notes on set up time required). A STRT pulse while a conversion is taking place will cause the conversion to be aborted and the converter will reset. (See notes on short-cycle operation.)

CLK IN

An external capacitor between this pin and ground generates the internal clock pulses. (See diagram for clock frequency vs capacitor value). In order to synchronize the internal clock, to the start pulse a diode (small signal type e.g., 1N914) should be connected between STRT and CLK IN (see Figures 4 and 5). Without this diode the start pulse could occur at a time which could cause one of the conditions described in the Note on "set up" time. Applying an external TTL-or MOS-compatible clock to this pin slaves the NE5034 to external clock frequency. In this case, the diode is not required but the "set up" time requirements should be noted.

BASIC CIRCUIT DESCRIPTION

The NE5034 is an 8-bit A/D converter which incorporates the successive-approximation conversion method. Upon receipt of the STRT pulse, successive bits, beginning with the MSB (DB7), are applied to the input of the internal 8-bit current output DAC by the I²L successive-approximation register (SAR) (see Block Diagram).

The comparator determines whether the output current of the DAC is greater or less than the input current converted from the unknown analog input voltage through an external input resistor. If the DAC output current is greater, the data latch for the trial bit is reset to a '0'; if it is less, the trial data bit stays at '1'. After all the bits from DB7 to DB0 have been tried, the SAR contains a valid 8-bit binary output code which accurately represents the unknown analog input to within ± 1/2 LSB (± 0.2%). This binary output will now remain in the SAR until another STRT pulse is applied.

During the successive-approximation sequence, the DATA READY signal remains at '1'. Upon completion of the conversion, the signal goes to a '0', indicating that data is valid and ready. If the \overline{OE} input is left at a '0' during the conversion, the DATA OUTPUT shows the conversion sequence (see short cycle section). When the \overline{OE} line is made a logic '1', the output buffers will go to a high impedance state and will remain so until the \overline{OE} is returned to a '0' state.

TIMING DESCRIPTION

The timing diagram shown in Figure 7 shows the successive trial and decisions for each data bit.

With STRT at a logic "0" the converter is reset to a condition with DB7 at a logic "1", DR at a logic "1" and DB0-DB6 at logic "0".

Conversion starts after STRT returns to a logic "1". Starting with DB7 each bit is tried in turn, with the decision point being at the time of the positive going edge of the clock. Starting with the first positive edge after STRT returns to logic "1" (see note on "set up" time). The 8th positive going edge makes the decision on DB0 (LSB) and also causes DR to return to a logic "0" to indicate the conversion is complete. (See note on DR timing.)


SHORT-CYCLE OPERATION


In applications where less than 8 bits of resolution are required the NE5034 can be operated to achieve shorter conversion times. No hard wire changes are required to perform "short-cycling".

Conversion to X number of bits is completed at the end of X+0.5 clock cycles (after a start pulse) \overline{DR} will still be at a logic "1" state.

OE can be used to 3-state the outputs even during short-cycle operation.

NE5034





11

SET UP TIME

When using an external clock, the positive going edge of the start pulse must be synchronized to the clock pulse. There is a "set up" time of 300ns required between the time of the start pulse returning to a logic "1" and the next positive going edge of the clock.

If the positive edge of the start pulse occurs less than 300ns prior to the positive clock edge, one of the following conditions will occur:

- a) The converter recognizes the clock pulse and converts as normal.
- b) The conversion starts one clock pulse later.
- c) The conversion never starts, this will be indicated by the fact that DR does not return to logic "0". In this case a new start pulse will be required.

DATA READY (DR) TIMING

After DR returns to a logic "0" indicating a conversion is complete there is a time delay of 500ns before the data at DB0 output (the Least Significant Bit) is valid.

ZERO OFFSET (NEGATIVE FULL SCALE) CALIBRATION **PROCEDURES**

- 1. Apply continuous start pulses to the STRT input.
- 2. Apply 1/2 LSB in the case of unipolar operation, or 1/2 LSB above - FS in the case of bipolar operation to the analog input.

- 3. Observe all data outputs after each conversion is completed.
- 4. Adjust the potentiometer connected to IIN (see Figure 6) until the LSB flickers between '0' and '1', and all other data outputs remain '0' following each conversion.


FULL SCALE (POSITIVE FULL SCALE) CALIBRATION:

- 1. Apply continuous start pulses to the STRT input.
- 2. Apply full scale minus 1 1/2 LSB to the analog input.
- 3. Observe all data outputs after each conversion is completed.
- 4. Adjust the voltage applied to VREE IN (Figure 4) until the LSB varies between '0' and '1', and all other data outputs stay '1' after each conversion.

- 1. Where an input of 1/2 LSB is called for, the voltage is equal to $\frac{50}{256}$
- 2. The sequence of calibration should be:
 - a. Zero offset
 - b. Full scale adjust
 - c. Zero offset
 - d. Full scale adjust

OPERATING PRECAUTIONS:

Analog and digital grounds should have separate returns. Noise and litter on digital ground will degrade accuracy unless the input is referenced to a 'clean' analog ground.



UNIPOLAR BINARY OPERATION:

A standard connection for a 0 to 10V unipolar binary operation, with V_{REF IN} equal to +5 volts, is shown in Figure 4. The NE5034 can quantize full scale ranges of 1V to 10V. It should be noted, however, that for smaller full scale ranges, the accuracy and speed will degrade.

The input voltage versus output code relationship for unipolar operation is shown in Table 1. The full scale range is 2 times IREF IN-

Table 1. Unipolar-Binary

| ANALOG INPUT | DIGITAL OUTPUT CODE |
|----------------|------------------------|
| NOTES 1, 2, 3 | MSB LSB |
| FS-1 LSB | 11111111 |
| FS2 LSB | 11111110 |
| 3/4 FS | 11000000 |
| 1/2 FS + 1 LSB | 10000001 |
| 1/2 FS | 10000000 |
| 1/2 FS - 1 LSB | 01111111 |
| 1/4 FS | 01000000 |
| 1 LSB | 00000001 |
| 0 | 00000000 |

Table 2. Bipolar -- Offset Binary

| ANALOG INPUT | DIGITAL OUTPUT CODE | | |
|----------------|------------------------|--|--|
| NOTES 1, 3, 4 | MSB LSB | | |
| + (FS - 1 LSB) | 11111111 | | |
| + (FS - 2 LSB) | 11111110 | | |
| + (1/2 FS) | 11000000 | | |
| + (1 LSB) | 10000001 | | |
| 0 | 1000000 | | |
| - (1 LSB) | 01111111 | | |
| - (1/2 FS) | 01000000 | | |
| - (FS - 1 LSB) | 00000001 | | |
| - FS | 00000000 | | |


BIPOLAR (OFFSET BINARY) OPERATION:

A standard connection for a - 5 to + 5V or - 10 to + 10V bipolar operation is shown in Figure 5.

NOTES:

- 1. Analog inputs shown are nominal center values of
- "FS" is full scale; i.e., 2I_{REF IN} (Unipolar mode).
 1 LSB equals (2 8) (FS).
 "FS" is full scale; i.e., I_{REF IN} (Bipolar mode).

NE5034



Preliminary

DESCRIPTION


The NE5036 is an easy to use, low cost, successive approximation Analog to Digital converter, fabricated in Bipolar/I²L technology, and packaged in a convenient 8-pin mini dip package.

With an external reference voltage, the NE5036 will accept input voltages between 0V and $V_{\rm REF}$. Holding the START pin low for at least 8 clock pulses in duration will provide the 6-bit result of the conversion in a serial format.

FEATURES

- Three-state output buffer for easy μProcessor interfacing
- Fast successive approximation converter, 23µsec
- T²L compatible inputs and outputs
- Easy interface to CMOS #Processors
- Guaranteed no missing codes over full operating range
- Single supply operation, +5V
- . High impedance analog inputs
- · Positive true binary serial output


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|---------------------------|---------------------------------------|-------------|------|
| V _{CC} | Power supply voltage | 7 | V |
| VREF | Reference voltage | 7 |) v |
| V _{IN (Analog)} | Analog input voltage | 7 | l v |
| V _{IN (Digital)} | Digital input voltage (START & CLOCK) | 7 | V |
| Dout | Data output pin | | |
| ••• | Three-state mode | 7 | l v |
| | Enabled mode | 20 | mA. |
| Δ_{GND} | Analog GND to digital GND | ±1 | i v |
| TA | Operating temperature range | 0 to 70 | l •c |
| T _{Stg} | Storage temperature range | - 65 to 150 | l •c |
| tsold | Lead soldering temperature | 300 | ·c |
| PD | Power dissipation | | |
| - | FE package | 220 | mW |
| | N package | 220 | mW |

BLOCK DIAGRAM



6-BIT A/D CONVERTER (SERIAL OUTPUT)

NE5036

Preliminary

DC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V$; $V_{REF} = 2.0V$; Clock = 350kHz; $0 ^{\circ}C \le T_{A} \le 70 ^{\circ}C$ unless otherwise specified. Typical values are specified at 25°C.

| | SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|------------|--------------|-------------------------------|--------------------------------|
| | Resolution Relative accuracy ^{1,2} | | 6 | 6 1/4 | 6 1/2 | Bits LSB |
| v_{cc} | Positive supply voltage | | + 4.75 | +5.0 | + 5.50 | V |
| €FS €ZS | Full scale gain error ^{2,3,4} Zero scale offset error ² | V _{REF} = 2.0V, T _A = 25 °C V _{REF} = 2.0V, T _A = 25 °C | | ± 1 ± 1/2 | ± 2 - 1/2, + 2 | LSB |
| P _{SR} | Power supply rejection Max change in full scale ² | $V_{REF} = 2.0V$ $4.75V \le V_{CC} \le 5.5V$ | | ± 1/2 | ±1 | LSB |
| I _{IN} I _{REF} R _{IN} | Analog input bias current Reference bias current Analog input resistance | 0≤V _{IN} ≤2.5V 0≤V _{REF} ≤2.5V | 3 | 1 1 30 | 10 10 | μΑ μΑ ΜΩ |
| VIH ILL IOH IOL IOC | Logic '1' input voltage Logic '0' input voltage Logic '1' input current Logic '0' input current Logic '1' output current Logic '0' output current Three-state leakage current Positive supply current | 2.4V≤V _{OH} V _{OL} ≤0.4V | 300 1.6 | 14 | 0.8 10 10 ± 40 24 | V V μA μA μA mA |

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V; V_{REF} = 2.0V; Clock = 350kHz; 0 °C \le T_A \le 70 °C unless otherwise$ specified. Typical values are specified at 25°C. (Refer to test figures.)

| SYMBOL AND PARAMETER | | то | FROM | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|--|-------------------|-------|--|------------|-----|------------|---------------------|
| f _{MAX} T _{CONV} t _W | Max clock frequency Conversion time Clock pulse width | | | | 350 | | 8 | kHz Clock cycles |
| ts | Setup time, START to clock ⁶ Propagation delay ⁵ | Clock Data out | START | T . 25°C + + .00" | 1.3 500 | | 200 | μS ns |
| ^t P (OUT) t _{P (3-STATE)} | Propagation delay ⁵ | Data (3-State) | START | $T_A = 25 ^{\circ}\text{C}, t_r = t_f < 20 \text{ns}$ $T_A = 25 ^{\circ}\text{C}, t_r = t_f < 20 \text{ns}$ | | | 600 600 | ns ns |

- 1. Relative accuracy is defined as the deviation of the code transition points from the ideal code transition points on the straight line drawn from zero scale to full scale of the
- 2. Specifications given in LSB's refer to the weight of the least significant bit at the bit level which is 1.56% of the full scale voltage.
- 3. Full scale gain error is the deviation of the code transition point (111110 to 111111) from its ideal value (accounting for offset error at 000000).
- 4. The analog input voltage (V_{IN}) range is from 0V to V_{REF} nominally, with the output remaining at 111111 even though the input may increase from V_{REF} to V_{CC}. (For optimum performance V_{REF} can be any value from 1.5V to 2.5V.)
- 5. The time between the specified reference points on the clock and the output waveforms with the output changing (low to high or high to low).

 6. The high to low transition of the START pulse should occur at least 500ns prior to the negative edge of the clock pulse to insure its recognition. The START pulse should stay high for at least 500ns between conversions to guarantee proper recognition.

6-BIT A/D CONVERTER (SERIAL OUTPUT)

NE5036

Preliminary

CIRCUIT DESCRIPTION

NE5036 is a complete 6-bit, serial output, A/D converter which incorporates the successive approximation method. The chip includes the internal control logic, the successive approximation register (SAR), 6-bit DAC, comparator and the output buffer. An externally generated clock source (max freq = 350 kHz) must be provided to pin 6. An external reference voltage supplied to pin 2 sets the full scale range of the A/D converter as shown in the Block Diagram

Upon the START pin going low, successive approximation conversion commences after the first low going edge of the clock pulse. Successive bits, beginning with the MSB (D5) are applied to the input of the internal 6-bit current output DAC by the I²L successive approximation register.

The comparator determines whether the output current of the DAC is greater or less than the input current, converted

from the unknown analog input voltage through the V/I converter. If the DAC output is greater, that bit of the DAC is set to 0 and simultaneously the output buffer goes to 0. If it is less that bit stays at 1 and the output buffer goes to 1. After the second high to low transition of the clock pulse, the MSB (D5) data is valid. On successive clock pulses, successive bits are tried and the output buffer represents that bit. START has to stay low for at least 8 clock pulses for the conversion to be completed and to access the 6-bit result of the conversion. A conversion in process can be interrupted by issuing another START pulse.

When START is in a high state, the output buffer is in a high impedance state.

The timing diagram for the device is shown in Figure 1.


TRANSFER CHARACTERISTICS


The NE5036 is designed to have a nominal 1/2 LSB offset, so that the code transition points are located 1/2 LSB on either side of the exact analog input for a given code. Thus the first transition (000000 to 000001) will occur at an input of 1/2 LSB (15.63mV with a V_{REF} of 2.0V), plus any offset. Subsequent transition (to full scale — 111111) will occur at 62.5 LSB (1.953V at V_{REF} of 2.0V).

The ideal transfer characteristic of NE5036 is shown in Figure 2.

LAYOUT PRECAUTIONS

Analog ground (pin 4) and Digital ground (pin 5) are not connected internally and should be connected together as close to the device as possible for optimum performance. The leads to the analog inputs should be kept as short as possible to minimize input noise pickup. Input bypass capacitors from the analog inputs to ground will eliminate noise pickup. Power supplies should be decoupled with at least $1 \mu F_{\rm r}$ located close to the device to minimize noise spikes on $V_{\rm CC}$.






NE5036

6-BIT A/D CONVERTER (SERIAL OUTPUT)

Preliminary

TYPICAL PERFORMANCE CHARACTERISTICS




6-BIT A/D CONVERTER (SERIAL OUTPUT)

NE5036

Preliminary

AC TEST CIRCUITS AND WAVEFORMS



Preliminary


DESCRIPTION

The NE5037 is a low cost, complete successive approximation analog to digital (A/D) converter, fabricated in Bipolarl/ 12 L technology. With an external reference voltage, the NE5037 will accept input voltages between 0V and 12 L An external START pulse of at least 300ns in duration will provide the 6-bit result of the conversion in parallel format. Full conversion with no missing codes occurs in 9 Ls.

FEATURES

- T²L compatible inputs and outputs
- Three state output buffer
- Easy interface to CMOS μProcessors
- Fast conversion 9μs
- Guaranteed no missing codes over full temp range
- Single supply operation, +5V
- · Positive true binary outputs
- High impedance analog inputs


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|---|--|-----------------|------|
| V _{CC} | Power supply voltage | 7 | V |
| VREF | Reference voltage | 7 | v |
| V _{IN (Analog)} | Analog input voltage | 7 | l v |
| V _{IN (Digital)} D _{OUT} | Digital input voltage (CS, OE, START, CLK) Data outputs (DB0 to DB5) | 7 | v |
| | Three-state mode | 7 | V |
| | Enabled mode (each output) | 5 | mA |
| EOC | End of conversion | V _{CC} | |
| Δ_{GND} | Analog GND to digital GND | ± 1 | v |
| TA | Operating temperature range | 0 to 70 | l °C |
| T _{STG} | Storage temperature range | - 65 to 150 | °C |
| t _{SOLD} | Lead soldering temperature (10 seconds) | 300 | l ∘c |
| P_D | Power dissipation | | - |
| | F package | 220 | l mW |
| | N package | 220 | mW |

BLOCK DIAGRAM



NE5037

Preliminary

DC ELECTRICAL CHARACTERISTICS V_{CC} = 5.0V; V_{REF} = 2.0V; Clock = 1MHz; 0 °C ≤ T_A ≤ 70 °C unless otherwise specified. Typical values are specified at 25 °C.

| | SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|--|-------------------|--------------|-----------------|--------------------------------|
| | Resolution Relative accuracy ^{1,2} | | 6 | 6 1/4 | 6 1/2 | Bits LSB |
| Vcc | Positive supply voltage | | + 4.75 | + 5.0 | + 5.50 | V |
| €FS €ZS | Full scale gain error ^{2,3,4} Zero scale offset error ² | V _{REF} = 2.0V, T _A = 25°C V _{REF} = 2.0V, T _A = 25°C | | ± 1 ± 1/2 | ±2 -1/2, +2 | LSB LSB |
| P _{SR} | Power supply rejection Max change in full scale ² | V _{REF} = 2.0V 4.75V ≤ V _{CC} ≤ 5.5V | | ± 1/2 | ± 1 | LSB |
| I _{IN} I _{REF} R _{IN} | Analog input bias current Reference bias current Analog input resistance | 0≤V _{IN} ≤2.5V 0≤V _{REF} ≤2.5V | 3 | 1 1 30 | 10 10 | μΑ μΑ ΜΩ |
| VIH VIL IIH IOH IOL IOZ | Logic '1' input voltage Logic '0' input voltage Logic '1' input current Logic '0' input current Logic '1' output current ⁵ Logic '0' output current ⁵ Three-state leakage current | 2.4V≤V _{OH} V _{OL} ≤0.4V | 2.0 300 1.6 | | 0.8 10 10 | V V μΑ μΑ πΑ μΑ |
| Icc | Positive supply current |] | | 18 | 24 | mA |

AC ELECTRICAL CHARACTERISTICS $V_{CC} = 5.0V; V_{REF} = 2.0V; Clock = 1 MHz; 0 °C \le T_A \le 70 °C unless otherwise specified. Typical values are specified at 25 °C. (Refer to AC test figures.)$

| SYMBOL AND PARAMETER | | SYMBOL AND PARAMETER TO FRO | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|---------------------------------|-------------------|---|-----|-----|------------------------|--------------------------------|
| f _{MAX} | Maximum clock frequency | | | | 1 | | | MHz |
| t _w | Start pulse width | | | | | | 300 | ns |
| _ | Minimum positive/negative clock pulse width | | | | | | 300 | ns |
| T _{CONV} t _P (OUT DATA) t _P (OUT EOC) t _P (3-STATE) | Conversion time Propagation delay ⁶ Propagation delay ⁷ Propagation delay, 3-state | Data out EOC 3-State Data | ŌĒ Clock ŌĒ | $T_A = 25 ^{\circ}\text{C}, t_r = t_f \le 20 \text{ns}$ $T_A = 25 ^{\circ}\text{C}, t_r = t_f \le 20 \text{ns}$ $T_A = 25 ^{\circ}\text{C}, t_r = t_f \le 20 \text{ns}$ | | | 9 500 800 500 | Clock cycles ns ns ns |

NOTES

- 1. Relative accuracy is defined as the deviation of the code transition points from the ideal code transition points on a straight line drawn from zero scale to full scale of the
- 2. Specifications given in LSB's refer to the weight of the least significant bit at the 6 bit level which is 1.56% of the full scale voltage.
- 3. Full scale gain error is the deviation of the full scale code transition point (111110 to 111111) from its ideal value.
- 4. The analog input voltage (V_{IN}) range is 0V to V_{REF} nominally, with the output remaining at 111111 even though the input may increase from V_{REF} to V_{CC}. (For optimum performance, V_{REF} can be any value from 1.5V to 2.5V.)
- 5. The data outputs have active pull-ups. The EOC line is open collector with a nominal 5kΩ internal pull-up resistor
- 6. Propagation delay of data outputs is defined as the delay in the data outputs reading their final value after the low going edge of OE.
- 7. Propagation delay of EOC is defined as the delay in EOC going low, following the low going edge of the 9th clock pulse after the start pulse.

CIRCUIT DESCRIPTION

NE5037 is a complete 6-bit, parallel output, microprocessor compatible, A/D converter which incorporates the successive approximation method. The chip includes the internal control logic, the successive approximation register (SAR), 6-bit DAC, comparator and output buffers. An externally generated clock source (max frequency = 1MHz) must be provided to pin 6.

An external reference voltage supplied to pin 2 sets the full scale range of the A/D converter.

The $\overline{\text{CS}}$ pin must be at a low level prior to the start of the conversion process. Upon receipt of a $\overline{\text{START}}$ pulse the internal control logic resets the SAR. On the first low going edge of the clock pulse, successive approximation conversion commences. Successive bits beginning with the MSB

(D5) are supplied to the input of the internal 6-bit current output DAC by the I²L successive approximation register.

The comparator determines whether the output current of the DAC is greater or less than the input current, converted from the unknown analog input voltage through the V/I converter. If the DAC output is greater, that bit of the DAC is set to '0' and simultaneously the corresponding

NE5037

Preliminary

output buffer goes to '0'. If it is less, that bit stays at '1' and the output buffer also stays at '1'. On successive clock pulses, successive bits of the DAC are tried and the corresponding output buffer represents the bits of the DAC. On the eighth low going edge of the clock pulse (after the receipt of the start pulse). The \overline{EOC} pin goes low, thereby indicating that the conversion is complete. The output data is now valid. In order to access the result of the conversion, the \overline{OE} pin must be set to a low level. \overline{EOC} is reset to a high state when \overline{OE} is low. When \overline{OE} is in a '1' state, the output buffers are in a high impedance state.

Refer to Figure 1 for the timing diagram.

TRANSFER CHARACTERISTICS


The ideal transfer characteristic of the NE5037 is shown in Figure 2.

The NE5037 is designed to have a nominal ½ LSB offset so that the code transition points are located ½ LSB on either side of the exact analog inputs for a given code.

Thus the first transition (000000 to 000001) will occur at an input of 1/2 LSB (15.63mV with a V_{REF} of 2.0V). Subsequent transitions will occur at nominal increments of LSB. The last transition (to full scale—111111) will occur at 62.5 LSB (1.953V at V_{REF} of 2.0V).

LAYOUT PRECAUTIONS


Analog ground (pin 4) and Digital ground (pin 5) are not connected internally and should be connected together as close to the device as possible, for optimum performance. The circuit will operate with as much as $\pm 200 \mathrm{mV}$ between the two grounds but some degradation will occur. The leads to the analog inputs should be kept as short as possible to minimize noise pickup. Input bypass capacitors from the analog inputs to ground will eliminate noise pickup. Power supplies should be decoupled with at least $1\mu\mathrm{F}$ located close to the device to minimize noise spikes.



NE5037


Preliminary

TYPICAL PERFORMANCE CHARACTERISTICS



Preliminary

AC TEST CIRCUITS AND WAVEFORMS



DESCRIPTION

The NE5118 is a high-speed 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultralow loading for easy interfacing with all logic systems. The latches appear transparent when the LE input is in the low state. When LE goes high, the input data present at the moment of transition is latched and retained until LE again goes low. This feature allows easy compatibility with most microprocessors.

The chip also comprises a stable voltage reference (5V nominal). The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature co-efficient.

The output has high voltage compliance increasing versatility.


FEATURES

- 8-bit resolution
- Input latches
- · Low-loading data inputs
- · On-chip voltage reference
- Fast settling output current 200ns
- Accurate to ± 1/2 LSB (.19%)
- . Monotonic to 8 bits
- Reference short-circuit protected
- Compatible with 8086, 6800 and many other μP's


APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- Programmable power supplies
- Test equipment
- Measuring instruments
- Analog-digital multiplication
- · CRT display drivers
- · High-speed modems

PIN CONFIGURATION



BLOCK DIAGRAM



NE/SE5118

ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|---------------------|-----------------------------------|-------------|------|
| V _{CC} + | Positive supply voltage | 18 | V |
| v _{cc} - | Negative supply voltage | -18 | v |
| VIN | Logic input voltage | 0 to 18 | V |
| V _{REF} IN | Voltage at RREF input | 12 | V |
| VREFADJ | Voltage at VREF adjust | 0 to VREF | v |
| V _{SUM} | Voltage at sum node | 12 | v |
| REFSC | Short-circuit current | | |
| | to ground at V _{REF} OUT | Continuous | |
| REFIN | Reference input current (Pin 14) | 3 | mA |
| PD " | Power dissipation* | | |
| | -N package | 800 | mW |
| | -F package | 1000 | mW |
| TA | Operating temperature range | | |
| | SE5118 | -55 to +125 | °C |
| | NE5118 | 0 to +70 | °C |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TSOLD | Lead soldering temperature | | |
| | (10 seconds) | 300 | °C |

NOTES

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}+=+15V,\,V_{CC}-=-15V,\,SE5118.\,-55^{\circ}C \le T_{A} \le 125^{\circ}C,\,NE5118.\,0^{\circ}C \le T_{A} \le 70^{\circ}C$ unless otherwise specified. Typical values are specified at $25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | | SE5118 | 1 | | NE5118 | | |
|--|--|---|---------------|-------------|-----------------|---------------|-------------|-----------------|---------------------|
| | TATIAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| | Resolution Monotonicity Relative accuracy | | 8 8 | 8 | 8 8 ±0.19 | 8 8 | 8 8 | 8 8 ±0.19 | Bits Bits %FS |
| V _{CC} + V _{CC} - | Positive supply voltage Negative supply voltage | | 11.4 -11.4 | 15 15 | | 11.4 -11.4 | 15 -15 | | V |
| V _{IN(1)} V _{IN(0)} | Logic "1" input voltage Logic "0" input voltage | Pin 1 = 0V Pin 1 = 0V | 2.0 | | 0.8 | 2.0 | | 0.8 | V V |
| lin(1) lin(0) | Logic "1" input current Logic "0" input current | Pin 1 = 0V, $2V < V_{ N} < 18V$ Pin 1 = 0V, $-5V < V_{ N} < 0.8V$ | | 0.1 -2.0 | 10 -10 | | 0.1 -2.0 | 10 -10 | μA μA |
| lFS | Full scale output current | Unipolar operation VREF IN = 5.000V, TA = 25°C | 1.90 | 1.992 | 2.10 | 1.90 | 1.992 | 2.10 | mA |
| Izs | Zero scale current | | -6 | 1 | +6 | -6 | 1 | +6 | μA |
| VREF | Reference voltage | I _{REF} = 1mA T _A = 25°C | 4.9 | 5.0 | 5.25 | 4.9 | 5.0 | 5.25 | ٧ |
| | Output power supply rejection (+) | $V- = -15V$, $13.5V \le V + \le 16.5V$, external VREF IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| PSR-(out) | Output power supply rejection (-) | $V+ = 15V, -13.5V \le V - \le -16.5V.$ external V _{REF} IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| TCFS | Full scale temperature coefficient | V _{REFIN} = 5.000V ¹ | | 20 | | | 20 | | ppm/°C |
| TCZS | Zero scale temperature coefficient | IREF _{IN} = 1.00mA ² | | 5 | | | 5 | | ppm/°(|

NOTES

For N package, derate at 120°C/W above 35°C For F package, derate at 75° C/W above 75°C

^{1.} This is for voltage out only, See Unipolar Voltage Output schematic.

^{2.} This is for current output mode.

NE/SE5118

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC}+=+15V, V_{CC}-=-15V, SE5118.-55^{\circ}C \le T_{A} \le 125^{\circ}C, NE5118.0^{\circ}C \le T_{A} \le 70^{\circ}C$ unless otherwise specified. Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | | SE5118 | | | NE5118 | | |
|--------------|--|--|--|---------|---------|-----|--------|---------|----------|
| | | 1231 GONDITIONS | | Min Typ | | Min | Тур | Max | TINU |
| REF REFSC | Reference output current Reference short circuit current | Note 1 T _A = 25°C VREF OUT = 0V | | 15 | 3 30 | | 15 | 3 30 | mA mA |
| PSR+(REF) | Reference power supply rejection (+) | $V- = -15V$, $13.5V \le V+ \le 16.5V$, $I_{RFF} = 1.0mA$ | | .003 | .01 | | .003 | .01 | %VR/ |
| PSR~(REF) | Reference power supply rejection () | $V+ = 15V, -13.5V \le V- \le 16.5V,$ $I_{REF} = 1.0mA$ | | .003 | .01 | | .003 | .01 | %VR/ |
| TCREF | Reference voltage temperature coefficient | I _{REF} = 1.0mA | | 60 | | | 60 | | ppm/°C |
| ZIN | DAC RREFIN input impedance | | | 5.0 | | | 5.0 | | kΩ |
| Icc+ | Positive supply current | V _{CC} + = 15V | | 7 | 14 | | 7 | 14 | mA. |
| Pp | Negative supply current | V _{CC} = -15V | | -10 | -15 | | -10 | -15 | mA |
| Po | Power dissipation | IREF = 1.0mA, VCC = ± 15V | | 255 | 435 | | 255 | 435 | mW |


AC ELECTRICAL CHARACTERISTICS $V_{CC} = \pm 15V$, $T_A = 25$ °C


| | PARAMETER | то | FROM | TEST CONDITIONS | SE/NE5118 | | | UNIT |
|---|---|---|-------------------------------------|--|------------------|----------------------|-----|----------------------|
| | | | | | Min Typ Max | | Max | |
| T _{SLH} T _{SHL} | Settling time Settling time | ± ½ LSB ± ½ LSB | Input Input | All bits Low-to-high All bits High-to-low | | 200 200 | | ns ns |
| tPLH tPHL tPLSB tPLH tPHL | Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay | Output Output Output Output Output Output | Input Input Input LE LE | All bits switched Low-to-high All bits switched High-to-low 1 LSB change Low-to-high transition High-to-low transition | | 60 60 60 60 | | ns ns ns ns |
| t _s t _h t _{pw} | Set-up time Hold time Latch enable pulse width | LE Input | Input LE | | 100 50 150 | | | ns ns ns |


NOTES


^{1.} For reference currents > 3mA, use of an external buffer is required.

NE/SE5118









NE/SE5119

DESCRIPTION

The NE5119 is a high-speed 8-bit digital to analog converter subsystem on one monolithic chip. The data inputs have input latches, controlled by a latch enable pin. The data and latch enable inputs are ultralow loading for easy interfacing with all logic systems. The latches appear transparent when the $\overline{\text{LE}}$ input is in the low state. When $\overline{\text{LE}}$ goes high, the input data present at the moment of transition is latched and retained until $\overline{\text{LE}}$ again goes low. This feature allows easy compatibility with most microprocessors.

The chip also comprises a stable voltage reference (5V nominal). The voltage reference may be externally trimmed with a potentiometer for easy adjustment of full scale, while maintaining a low temperature co-efficient.

The output has high voltage compliance increasing versatility.


FEATURES

- · 8-bit resolution
- Input latches
- Low-loading data inputs
- On-chip voltage reference
- Fast settling output current-200ns
- Accurate to ± 1/4 LSB (.1%)
- . Monotonic to 8 bits
- · Reference short-circuit protected
- Compatible with 8086, 6800 and many other µP's


APPLICATIONS

- Precision 8-bit D/A converters
- A/D converters
- · Programmable power supplies
- Test equipment
- . Measuring instruments
- Analog-digital multiplication
- CRT display drivers
- · High-speed modems

PIN CONFIGURATION



BLOCK DIAGRAM



NE/SE5119

ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-------------------|----------------------------------|-------------|------|
| v _{cc} + | Positive supply voltage | 18 | V |
| V _{CC} - | Negative supply voltage | -18 | V |
| ViN | Logic input voltage | 0 to 18 | V |
| VREFIN | Voltage at RREF input | 12 | V |
| VREFADJ | Voltage at VREF adjust | 0 to VREF | V |
| ^V SUM | Voltage at sum node | 12 | V |
| REFSC | Short-circuit current | | |
| | to ground at VREF OUT | Continuous | |
| REFIN | Reference input current (Pin 14) | 3 | mA |
| PD " | Power dissipation* | - | |
| _ | -N package | 800 | mW |
| | -F package | 1000 | mW |
| TA | Operating temperature range | | |
| | SE5119 | -55 to +125 | °C |
| | NE5119 | 0 to +70 | °C |
| TSTG | Storage temperature range | -65 to +150 | °C |
| TSOLD | Lead soldering temperature | | |
| | (10 seconds) | 300 | °C |

^{&#}x27;NOTES

For N package, derate at 120°C/W above 35°C For F package, derate at 75° C/W above 75°C

DC ELECTRICAL CHARACTERISTICS

 $V_{CC}+$ = +15V, $V_{CC}-$ = -15V, SE5119. -55°C \leq T $_A$ \leq 125°C, NE5119. 0°C \leq T $_A$ \leq 70°C unless otherwise specified. Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | | SE5119 | | | NE5119 | | |
|--|--|--|---------------|-------------|----------------|---------------|-------------|----------------|--------------------------|
| | | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| | Resolution Monotonicity Relative accuracy | | 8 8 | 8 8 | 8 8 ±0.1 | 8 8 | 8 8 | 8 8 ±0.1 | Bits Bits %FS |
| V _{CC} + | Positive supply voltage Negative supply voltage | | 11.4 -11.4 | 15 15 | | 11.4 -11.4 | 15 15 | | V |
| V _{IN(1)} V _{IN(0)} | Logic "1" input voltage Logic "0" input voltage | Pin 1 = 0V Pin 1 = 0V | 2.0 | | 0.8 | 2.0 | | 0.8 | V |
| lN(1) lN(0) | Logic "1" input current Logic "0" input current | Pin 1 = 0V, $2V < V_{ N} < 18V$ Pin 1 = 0V, $-5V < V_{ N} < 0.8V$ | | 0.1 -2.0 | 10 -10 | | 0.1 -2.0 | 10 -10 | μ Α μ Α |
| FS Izs | Full scale output current Zero scale current | Unipolar operation VREF IN = 5.000V, T _A = 25°C | 1.90 | 1.992 | 2.10 | 1.90 | 1.992 | 2.10 | mA μA |
| V _{REF} | Reference voltage | IREF = 1mA T _A = 25°C | 4.9 | 5.0 | 5.25 | 4.9 | 5.0 | 5.25 | V |
| | Output power supply rejection (+) | $V- = -15V$, $13.5V \le V + \le 16.5V$, external VREF IN = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| PSR- _(out) | Output power supply rejection (-) | V+ = 15V, $-13.5V \le V - \le -16.5V$, external V _{REF IN} = 5.000V | | .001 | .01 | | .001 | .01 | %FS/ %VS |
| TCFS | Full scale temperature coefficient | VREFIN = 5.000V1 | | 20 | | | 20 | | ppm/°C |
| TCZS | Zero scale temperature coefficient | IREFIN = 1.00mA2 | | 5 | | | 5 | | ppm/°C |

NOTES

^{1.} This is for voltage out only. See Unipolar Voltage Output schematic

^{2.} This is for current output mode

NE/SE5119

DC ELECTRICAL CHARACTERISTICS (Cont'd) $V_{CC}+=+15V$, $V_{CC}-=-15V$, SE5119. $-55^{\circ}C \le T_{A} \le 125^{\circ}C$, NE5119. $0^{\circ}C \le T_{A} \le 70^{\circ}C$ unless otherwise specified. Typical values are specified at 25°C

| | PARAMETER | TEST CONDITIONS | SE5119 | | | | NE5119 | • | İ |
|-------------------------------------|--|--|--------|------|---------|---------|--------|---------|-------------|
| • | ANAME I EII | 1231 GONDITIONS | | Тур | Max | lax Min | Тур | Max | UNIT |
| REF REFSC | Reference output current Reference short circuit current | Note 1 T _A = 25°C VREF OUT = 0V | | 15 | 3 30 | | 15 | 3 30 | mA mA |
| PSR+(REF) | Reference power supply rejection (+) | $V- = -15V$, $13.5V \le V+ \le 16.5V$, $I_{REF} = 1.0mA$ | | .003 | .01 | | .003 | .01 | %VR/ %VS |
| PSR-(REF) | Reference power supply rejection (-) | $V+ = 15V, -13.5V \le V - \le 16.5V,$ $I_{REF} = 1.0mA$ | | .003 | .01 | | .003 | .01 | %VR/ |
| TCREF | Reference voltage temperature coefficient | IREF = 1.0mA | | 60 | | | 60 | | ppm/°C |
| ZiN | DAC RREFIN input impedance | | | 5.0 | | _ | 5.0 | | kΩ |
| Icc+ | Positive supply current | V _{CC} + = 15V | | 7 | 14 | | 7 | 14 | mA |
| I _{CC} - P _D | Negative supply current | V _{CC} - = -15V | | -10 | -15 | | -10 | 15 | mA |
| PD | Power dissipation | IREF = 1.0mA, V _{CC} = ± 15V | _ | 255 | 435 | | 255 | 435 | mW |


AC ELECTRICAL CHARACTERISTICS $V_{CC} \approx \pm 15 \text{V}, T_A = 25 ^{\circ}\text{C}$


| | PARAMETER | то | FROM | TEST CONDITIONS | | SE/NE5119 | | |
|---|---|---|-------------------------------------|--|------------------|----------------------|-----|----------------------|
| | | 1.0 | | | Min Typ M | | Max | x UNIT |
| T _{SLH} T _{SHL} | Settling time Settling time | ± ½ LSB ± ½ LSB | Input Input | All bits Low-to-high All bits High-to-low | | 200 200 | | ns ns |
| tPLH tPHL tPLSB tPLH tPHL | Propagation delay Propagation delay Propagation delay Propagation delay Propagation delay | Output Output Output Output Output Output | Input Input Input LE LE | All bits switched Low-to-high All bits switched High-to-low 1 LSB change Low-to-high transition High-to-low transition | | 60 60 60 60 | - | ns ns ns ns |
| t _s t _h t _{pw} | Set-up time Hold time Latch enable pulse width | LE Input | Input LE | | 100 50 150 | | | ns ns ns |


NOTES


^{1.} For reference currents > 3mA, use of an external buffer is required.

NE/SE5119









| | | | | |] |
|--|--|--|--|--|---|
| | | | | | |

Section 12 Sample and Hold Circuits

INDEX

| Section 12 - Sample and H | old Circuits | |
|---------------------------|------------------------------------|------|
| Index | | |
| Symbols and Definitions | | 12-1 |
| Product Data | •••••• | 12-3 |
| LF398 | Management | 12-5 |
| NE/SE5537 | Monolithic Sample and Hold Circuit | 12-5 |
| NE/SESSS/ | Sample and Hold Amplifier | 12-9 |

SAMPLE AND HOLD CIRCUITS—SYMBOLS AND DEFINITIONS

Acquisition Time

The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

Aperture Delay Time

The time elapsed from the hold command to the opening of the switch.

Aperture Jitter

Also called "aperture uncertainty time", it's the time variation or uncertainty with which the switch opens, or the time variation in aperture delay.

Aperture Time

The delay required between "hold" command and an input analog transition, so that the transition does not affect the hold output.

Effective Aperture Delay

The time difference between the hold command and the time at which the input signal is at the held voltage.

Figure Of Meri

The ratio of the available charging current during sample mode to the leakage current during hold mode.

Hold-Mode Droop

The output voltage change per unit of time while in hold. Commonly specified in V/s, μ V/ μ s or other convenient units.

Hold-Mode Feed Through

The percentage of an input sinusoidal signal that is measured at the output of a sample-hold when it's in hold mode.

Hold Settling Time

The time required for the output to settle within 1mV of final value after the "hold" logic command.

Sample-To-Hold Offset Error

The difference in output voltage between the time the switch starts to open, and the time when the output has settled completely. It is caused by charge being transferred to the hold capacitor switch as it opens.

Slew Rate

The fastest rate at which the sample & hold output can change (specified in $V/\mu s$).

Hold Step

The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

Dynamic Sampling Error

The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input siew rate. Note that this error term occurs even for long sample times.

Gain Error

The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

Threshold

Level shall be defined as that level which causes the switch control to change state.

| | ' |
|--|-------|
| | |
| | |
| | |
| | 1 |
| | I |
| | |

DESCRIPTION

The Signetics LF398 is a monolithic sample and hold circuit which utilizes high-voltage Ion-Inplant JFET technology to obtain ultrahigh dc accuracy with fast acquisition of signal and low droop rate. Operating as a unity gain follower, dc gain accuracy is 0.004% typical and acquisition time is as low as $6\mu s$ to 0.01%. A bipolar input stage is used to achieve low offset voltage and wide bandwidth. Input offset adjust is accomplished with a single pin and does not degrade input offset drift. The wide bandwidth allows the LF398 to be included inside the feedback loop of 1MHz op amps without having stability problems. Input impedance of $10^{10}\Omega$ allows high source impedances to be used without degrading accuracy.


P-channel junction FET's are combined with bipolar devices in the output amplifier to give droop rates as low as 5mV/min with a 1µF hold capacitor. The JFET's have much lower noise than MOS devices used in previous designs and do not exhibit high temperature instabilities. The overall design guarantees no feed-through from input to output in the hold mode even for input signals equal to the supply voltages.

Logic inputs on the LF398 are fully differential with low input current, allowing direct connection to TTL, PMOS, and CMOS. Differential threshold is 1.4V. The LF398 will operate from ± 5 V to ± 18 V supplies. It is available in an 8-lead TO-5 package or an 8-pin plastic DIP.

FEATURES

- Operates from \pm 5V to \pm 18V supplies
- Less than 10μs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5mV typical hold step at $C_h = 0.01 \mu F$
- Low input offset
- 0.002% gain accuracy
- · Low output noise in hold mode
- Input characteristics do not change
- during hold mode
 High supply rejection ratio in sample or
- Wide bandwidth
- The LF398 is ideally suited for a wide variety of sample and hold applications including data acquisition, analog to digital conversion, synchronous demodulation, and automatic test setup.


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| V |
|-----|
| mW |
| |
| °C |
| °C |
| |
| |
| |
| ٧ |
| |
| sec |
| °C |
| |

FUNCTIONAL DIAGRAM



TYPICAL APPLICATIONS



MONOLITHIC SAMPLE AND HOLD CIRCUIT

DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S=\pm 15V$, $T_j=25^{\circ}C$, $-11.5V \leq V_{JN} \leq +11.5V$, $C_h=0.01\mu F$, and $R_L=10k\Omega$. Logic reference voltage = OV and logic voltage = 2.5V.

| | | | LF398 | | |
|---|---|-----|------------|--------------|----------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Input offset voltage ⁶ | T _j = 25°C Full temperature range | | 2 | 7 10 | m∨ m∨ |
| Input bias current ⁶ | T _j = 25°C Full temperature range | | 10 | 50 100 | nA nA |
| Input impedance | T _j = 25°C | | 1010 | | Ω |
| Gain error | T _j = 25°C, R _L = 10K Full temperature range | | 0.004 | 0.01 0.02 | % % |
| Feedthrough attenuation ratio at 1kHz | $T_j = 25^{\circ}\text{C}, C_h = 0.01 \mu\text{F}$ | 80 | 90 | | dB |
| Output impedance | T _j = 25°C, "HOLD" mode Full temperature range | | 0.5 | 4 6 | Ω |
| "HOLD" step ⁴ Supply current ⁶ | $T_{j} = 25^{\circ}C, C_{h} = 0.01 \mu F, V_{OUT} = 0$ $T_{j} \ge 25^{\circ}C$ | | 1.0 4.5 | 2.5 6.5 | mV mA |
| Logic and logic reference input current | T _j = 25°C | | 2 | 10 | μΑ |
| Leakage current into hold capacitor ⁶ | T _j = 25°C ⁵ Hold mode | | 30 | 200 | pΑ |
| Acquisition time to 0.1% | $\Delta V_{OUT} = 10V, C_h = 1000pF$ $C_h = 0.01\mu F$ | | 4 20 | | μs μs |
| Hold capacitor charging current | V _{IN} -V _{OUT} = 2V | | 5 | | mA |
| Supply voltage rejection ratio | V _{OUT} = 0 | 80 | 110 | | dB |
| Differential logic threshold | T _j = 25°C | 0.8 | 1.4 | 2.4 | V |


NOTES

- The maximum junction temperature of the LF398 is 150°C. When operating at elevated ambient temperature, the TO-5 and plastic DIP packages must be derated based on a thermal resistance (6HA) of 150°C/W.
- 2. Although the differential voltage may not exceed the limits given, the common-mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.
- 3. Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S=\pm$ 15V, $T_j=25^{\circ}C,-11.5V \leq V_{IN} \leq +11.5V, C_h=0.01\mu F$, and $B_L=10k$. Logic reference voltage = QV and logic voltage = 2.5V.
- 4. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 5V logic swing and a 0.01µF hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.
- 5. Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.
- 6. The parameters guaranteed over a supply voltage of ± 5 to \pm 18V.

MONOLITHIC SAMPLE AND HOLD CIRCUIT


LF398

TYPICAL AC PERFORMANCE CHARACTERISTICS (cont'd)




MONOLITHIC SAMPLE AND HOLD CIRCUIT

TYPICAL DC PERFORMANCE CHARACTERISTICS



TYPICAL AC PERFORMANCE CHARACTERISTICS



DESCRIPTION


The NE5537 monolithic Sample and Hold amplifier combines the best features of ion implanted JFET's with bipolar devices to obtain high accuracy, fast acquisition time, and low droop rate. This device is pin compatible with the LF198, and features superior performance in droop rate and output drive capability. The circuit shown in Figure 1 contains two operational amplifiers which function as a unity gain amplifier in the Sample mode. The first amplifier has bipolar input transistors which gives the system a low offset voltage. The second amplifier has JFET input transistors to achieve low leakage current from the hold capacitor. A unique circuit design for leakage current cancellation using current mirrors gives the NE5537 a low droop rate at higher temperature. The output stage has the capability to drive a $2K\Omega$ load. The logic input is compatible with TTL, PMOS or CMOS logic. The differential logic threshold is 1.4V with the Sample mode occurring when the logic input is high. It is available in 8-lead TO-5 and 8pin plastic DIP packages.

FEATURES

- Operates from \pm 5V to \pm 18V supplies
- Hold leakage current 6pA @ T_j25°C
- Less than 10μs acquisition time
- TTL, PMOS, CMOS compatible logic input
- 0.5mV typical hold step at $C_h = 0.01 \mu F$
- Low input offset: 1MV (typical)
- 0.002% gain accuracy with R_L = $2k\Omega$
- Low output noise in hold mode
 Input characterists.
- Input characteristics do not change during hold mode
- High supply rejection ratio in sample or hold
- Wide bandwidth

ABSOLUTE MAXIMUM RATINGS


| PARAMETER | RATING | UNIT |
|--|--|-----------|
| Supply voltage Power dissipation (package limitation)¹ Operating ambient temperature range | ± 18 500 | V mW |
| SE5537 NE5537 Storage temperature range | -55 to +125 0 to +70 -65 to +150 | °C °C |
| Input voltage | Equal to supply voltage | · · |
| Logic to logic reference differential voltage ² Output short circuit duration Hold capacitor short circuit duration | +7, ~30 Indefinite | ٧ |
| Lead temperature (soldering, 10sec) | 10 300 | sec °C |



NOTES

- The maximum junction temperature of the SE5537 is 150°C and for the NE5537 is 100°C. When operating at elevated ambient temperature, the TO-5 and plastic DIP packages must be derated based on a thermal resistance (6ja) of 150°C.W.
- 2. Although the differential voltage may not exceed the limits given, the common mode voltage on the logic pins may be equal to the supply voltages without causing damage to the circuit. For proper logic operation, however, one of the logic pins must always be at least 2V below the positive supply and 3V above the negative supply.

BLOCK DIAGRAM




ELECTRICAL CHARACTERISTICS3

| | | | SE5537 | | | NE5537 | | ĺ |
|--|--|-----|-------------|----------|---------|------------------|-----------|----------|
| PARAMETER | TEST CONDITIONS | | Min Typ Max | | Min Typ | | Max | UNIT |
| Input offset voltage ⁶ | T _j = 25°C Full temperature range | | 1 | 3 5 | | 2 | 7 10 | mV mV |
| Input bias current ⁶ | T _j = 25°C Full temperature range | | 5 | 25 75 | | 10 | 50 100 | nA nA |
| Input impedance | T _j = 25°C | | 1010 | | | 10 ¹⁰ | | Ω |
| $ \begin{array}{c} \text{Gain error} \\ & \text{$T_j=25^{\circ}\text{C},$} \\ -10\text{$V\leq\text{V}_{IN}\leq\text{10V},$} \text{$R_L=2\text{H}$} \\ -11.5\text{$V\leq\text{V}_{IN}\leq\text{11.5V},$} \\ \text{$R_L=10\text{K}$} \\ \text{Full temperature range} \\ \end{array} $ | | | 0.002 | 0.007 | | 0.004 | 0.01 | % |
| Feedthrough attenuation ratio at 1kHz | $T_j = 25^{\circ}C, C_h = 0.01\mu F$ | | 96 | | 80 | 90 | | dB |
| Output impedance | ance T _j = 25°C, "HOLD" mode full temperature range | | 0.5 | 2 | | 0.5 | 4 6 | Ω |
| "HOLD" Step ⁴ | $T_j = 25^{\circ}C, C_h = 0.01 \mu F,$ $V_{OUT} = 0$ | | 0.5 | 2.0 | | 1.0 | 2.5 | mV |
| Supply current ⁶ | T _{j=} 25°C | | 4.5 | 6.5 | | 4.5 | 7.5 | mA |
| Logic and logic reference input current | T _j = 25°C | | 2 | 10 | | 2 | 10 | μΑ |
| Leakage current into hold capacitor ⁶ | T _j = 25°C hold mode ⁵ | | 6 | 50 | | 6 | 100 | рA |
| Acquisition time to 0.1% | $V_{OUT} = 10V,$ $C_h = 1000pF$ $C_h \approx 0.01\mu f$ | | 4 20 | | | 4 20 | | μ8 μ8 |
| Hold capacitor charging current | VIN - VOUT = 2V | | 5 | | | 5 | | mA |
| Supply voltage rejection ratio | Vout = 0 | 80 | 110 | | 80 | 110 | | dB |
| Differential logic threshold | T _j ≈ 25°C | 0.8 | 1.4 | 2.4 | 0.8 | 1.4 | 2.4 | ٧ |

NOTES


- 3. Unless otherwise specified, the following conditions apply. Unit is in "sample" mode, $V_S=\pm$ 15V, $V_L=20^{\circ}C$, $-11.5V \le V_{IN} \le 11.5V$, $C_h=0.01\mu F$, and $R_L=2k\Omega$. Logic reference voltage = 0.20 and logic voltage = 0.25
- 4. Hold step is sensitive to stray capacitive coupling between input logic signals and the hold capacitor. 1pF, for instance, will create an additional 0.5mV step with a 6V logic swing and a 0.01F hold capacitor. Magnitude of the hold step is inversely proportional to hold capacitor value.
- 5. Leakage current is measured at a junction temperature of 25°C. The effects of junction temperature rise due to power dissipation or elevated ambient can be calculated by doubling the 25°C value for each 11°C increase in chip temperature. Leakage is guaranteed over full input signal range.
- 6. These parameters guaranteed over a supply voltage range of ± 5 to ± 18 V.

TYPICAL PERFORMANCE CHARACTERISTICS




NE/SE5537

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



SAMPLE AND HOLD

INTRODUCTION

For many years designers have used the sample and hold (or track and hold) to operate on analog information in a time frame which is expedient.

By sampling a segment of the information and holding it until the proper timing for converting to some form of control signal or readout allows the designer certain freedom in performing predetermined manipulative functions. Therefore, the sample and hold can be defined as a "selective analog memory cell".

The memory is volatile and will also decay with time.

When using the sample and hold method for evaluating signal information, the designer is given the added feature of eliminating outside noise elements. With the analog to digital converter products available today the "dc memory" of the sample and hold can be

easily converted to digital format and further incorporated into microprocessor based systems.


Parametric evaluation of the sample and hold will be discussed in the following paragraphs.

DEFINITION OF TERMS

ACQUISITION TIME: The time required to acquire a new analog input voltage with an output step of 10V. Note that acquisition time is not just the time required for the output to settle, but also includes the time required for all internal nodes to settle so that the output assumes the proper value when switched to the hold mode.

APERTURE DELAY TIME: The time elapsed from the hold command to the opening of the switch.

APERTURE JITTER: Also called "aperture uncertainty time", it's the time variation or uncertainty with which the switch opens, or the time variation in aperture delay.



APERTURE TIME: The delay required between "hold" command and an input analog transition, so that the transition does not affect the held output.

BANDWIDTH: The frequency at which the gain is down 3dB from its dc value. It's measured in sample (track) mode with a small-signal sine wave that doesn't exceed the slew rate limit.

EFFECTIVE APERTURE DELAY: The time difference between the hold command and the time at which the input signal is at the held voltage.

FIGURE OF MERIT: The ratio of the available charging current during sample mode to the leakage current during hold mode.

HOLD-MODE DROOP: The output voltage change per unit of time while in hold. Commonly specified in V/s, μ V/ μ s or other convenient units.

HOLD-MODE FEEDTHROUGH: The percentage of an input sinusoidal signal that is measured at the output of a sample-hold when it's in hold mode.

HOLD SETTLING TIME: The time required for the output to settle within 1mV of final value after the "hold" logic command.

SAMPLE-TO-HOLD OFFSET ERROR: The difference in output voltage between the time the switch starts to open, and the time when the output has settled completely. It is caused by charge being transferred to the hold capacitor switch as it opens.

SLEW RATE: The fastest rate at which the sample & hold output can change (specified in $V/\mu s$).

HOLD STEP: The voltage step at the output of the sample and hold when switching from sample mode to hold mode with a steady (dc) analog input voltage. Logic swing is 5V.

NE/SE5537

DYNAMIC SAMPLING ERROR: The error introduced into the held output due to a changing analog input at the time the hold command is given. Error is expressed in mV with a given hold capacitor value and input slew rate. Note that this error term occurs even for long sample times.

GAIN ERROR: The ratio of output voltage swing to input voltage swing in the sample mode expressed as a percent difference.

THRESHOLD: Level shall be defined as that level which causes the switch control to change state.

BASIC BLOCK DIAGRAM

The basic circuit concept of the sample and hold circuit incorporates the use of two (2) operational amplifiers and a switch control mechanism (which determines sample, hold or track conditions). Reference figure 1.

The block diagram of the NE5537 is a closed loop non-inverting unity gain sample and hold system. The input buffer amplifier supplies the current necessary to charge the hold capacitor, while the output buffer amplifier closes the loop such that the output voltage is identical to the input voltage (with consideration for input offset voltage, offset current, and temperature variations which are common to all sample and hold circuits, be they monolithic, hybrid or modular).

When the sampling switch is open (in the hold mode) the clamping diodes close the loop around the input amplifier to keep it from being overdriven into saturation.

The switch control is driven by external logic levels via a timing sequence remote from the sample and hold device. Reference figure 2. The switch control has a floating reference (pin 7), referred to as the logic reference which makes the sample and hold device compatible to several types of external logic signals (TTL, PMOS, & CMOS). The switching device operates at a threshold level of 1.4V.

The switch mechanism is on (sampling an information stream) when the logic level is high (pin 8 is 1.4 volts higher than pin 7) and presents a load of 5 microamperes to the input logic signal. The analog sampled signal is amplified, stored (in the external holding capacitor), and buffered. At the end of the sampling period the internal switch mechanism turns off (switch opens) and the "stored analog memory" information on the external capacitor (pin 6) is loaded down by an operational amplifier connected in the unity gain non-inverting configuration. This

amplifier, whose input impedance is effec-

R $= R_{IN}(A_{OL})/(1 + 1/A)$

where R = Effective input impedance

RIN = Open loop input impedance = Open loop gain

AOL = AC loop gain

Therefore, the higher the open loop gain of the second operational amplifier, the larger the effective loading on the capacitor. The larger the load, the lower the "leakage" current and the better the droop characteristics.

In actuality the amplifiers are designed with special leakage current cancellation circuits along with FET input devices. The leakage current cancellation circuits give better high temperature operation (remember that the FET amplifiers double in required bias current for every 10 degree increase in junction

Sampling time for the NE5537 is less than 10μsec, (measured to 0.1% of input signal). Leakage current is 6pA at a rate output load

BASIC APPLICATIONS

Multiplying DAC

As depicted in the block diagram of figure 3, the sample and hold circuit is used to supply a "variable" reference to the digital to analog converter. As the input reference varies, the output will change in accordance with equation 1, shown in figure 3.

Varying the input signal reference level can aid the system in performing both compression and expansion operations. The multiplying DAC's used are the Signetics SE/NE 5008; however, if the rate of change of the reference variation is kept slow enough a microprocessor compatible DAC can be incorporated, such as the NE5018 or the NE5020.

DATA ACQUISITION SYSTEMS

As mentioned earlier, the designer may wish to operate on several different segments of an "analog" signal; however he is limited by the fact that only one analog to digital converter channel is available to him. Figure 4 shows the means by which a multiplexing system may be accomplished.

APPLICATION HINTS

Hold Capacitor

A significant source of error in an accurate sample and hold circuit is dielectric absorption in the hold capacitor. A mylar cap, for

instance, may "sag back" up to 0.2% after a quick change in voltage. A long "soak" time is required before the circuit can be put back into the hold mode with this type of capacitor. Dielectrics with very low hysteresis are polystyrene, polypropylene, and Teflon. Other types such as mica and polycarbonate are not nearly as good. Ceramic is unusable with > 1% hysteresis. The advantage of polypropylene over polystyrene is that it extends the maximum ambient temperature from 85°C to 100°C. The hysteresis relaxation time constant in polystyrene, for instance, is 10-50ms. If A-to-D conversion can be made within 1ms, hysteresis error will be reduced by a factor of ten.

DC Zeroina

DC Zeroing is accomplished by connecting the offset adjust pin to the wiper of a $1k\Omega$ potentiometer which has one end tied to V+ and the other end tied through a resistor to ground. The resistor should be selected to give \simeq 0.6mA through the 1K Ω potentiometer.

Sampling Dynamic Signals

Sampling errors due to moving (changing) input signals are of significant concern to designers employing sample and hold circuits. There exist finite phase delays through the sample and hold circuit causing an input-output phase differential for moving signals. In addition, the series protection resistor (300 Ω to pin 6 of the NE5537) will add an RC time constant, over and above the slew rate limitation of the input buffer/current drive amplifier. This means that at the moment the "hold" command arrives, the hold capacitor voltage may be somewhat different than the actual analog input. The effect of these delays is opposite to the effect created by delays in the logic which switches the circuit from sample to hold. For example, consider an analog input of 20 Vp-p at 10kHz. Maximum dV/dt is $0.6V/\mu s$. With no analog phase delay and 100ns logic delay, one could expect up to $(0.1\mu s) (0.6V/\mu s) = 60mV \text{ error if the "hold"}$ signal arrived near maximum dV/dt of the input. A positive going input would give a ±60mV error. Now assume a 1MHz (3dB) bandwidth for the overall analog loop. This generates a phase delay of 160ns. If the hold capacitor sees this exact delay, then error due to analog delay will be (0.16 µs) $(0.6V/\mu s) = -96mV$ (analog) for a total of -36mV. To add to the confusion, analog delay is proportional to hold capacitor value while digital delay remains constant. A family of curves (dynamic sampling error) is included to help estimate errors.

A curve labeled Aperture Time has been included for sampling conditions where the input is steady during the sampling period, but may experience a sudden change nearly coincident with the "hold" command. This curve is based on a 1mV error fed into the output.

A second curve, Hold Settling Time indicates the time required for the output to settle to 1mV after the "hold" command.

Digital Feedthrough

Fast rise time logic signals can cause hold errors by feeding externally into the analog input at the same time the amplifier is put into the hold mode. To minimize this prob-


lem, board layout should keep logic lines as far as possible from the analog input. Grounded guarding traces may also be used around the input line, especially if it is driven from a high impedance source. Reducing high amplitude logic signals to 2.5V will also help.


Logic signals also couple to the hold capacitor. This hold capacitor should be guarded by a P.C. card trace connected to the sample-and-hold output. This will also minimize board leakage.


SPECIAL NOTES

- Not all definitions herein defined are measured parametrically for the NE5537, but are legitimate terms used in sample and hold systems.
- Reference should be made to Design Engineering, volumes 23 (Nov. 8, 1978), 25 (Dec. 6, 1978) and 26 (Dec. 20, 1978) for articles written by Eugene Zuch of Datel Systems, Inc. for a further discussion of sample and hold circuits.
- Reference also made to National Semiconductor Corporation's Special Functions Data Book (1976).

TYPICAL APPLICATIONS







Section 13 Transistor Arrays

INDEX

| Section 13 — Transistor Arrays | | |
|--------------------------------|--|------|
| index | | 13-1 |
| Product Data | | 125 |
| CA3081/3082 | Seven Transistor Array | 13-5 |
| CA3183 | High Voltage Translator Assess | 13-3 |
| ULN2001/2003/2004 | High Voltage Transistor Array | 13-6 |
| OE142001/2003/2004 | High Voltage/High Current Darlington Transistor Arrays | 13-9 |



SEVEN TRANSISTOR ARRAY

CA3081/CA3082

DESCRIPTION

The CA3081 and CA3082 are monolithic integrated circuits, each consisting of seven separate npn transistors on a common substrate. The transistors are capable of driving loads of up to 100mA. At the same time, the transistor geometry used gives maximum current gain at quite low currents. making the devices also suitable for smallsignal applications. In the CA3081, the transistors are connected in a common emitter configuration, while in the CA3082, the collectors are common. The transistor arrays are particularly suitable for driving lightemitting diodes and seven-segment displays, as well as for general purpose applications. The CA3081 and CA3082 are available in both 16-lead dual-in-line plastic and cerdip packages.


FEATURES

- Seven transistors permit a wide range of applications in either a common emitter (CA3081) or common-collector (CA3082) configuration.
- High Ic: 100mA maximum
- . Low VCE sat (at 50mA): 0.4V typical

APPLICATIONS

Drivers for:
 Incandescent display devices
 LED
 Relay control
 Thyristor firing

PIN CONFIGURATIONS



PIN DESIGNATION (CA3081)


| PIN NO. | SYMBOL | NAME AND FUNCTION |
|---------|------------|-------------------------|
| 1 | C1 | Collector, Transistor 1 |
| 2 | C2 | Collector, Transistor 2 |
| 3 | B2 | Base, Transistor 2 |
| 4 | C5 | Collector, Transistor 5 |
| 5 | SUB | Substrate |
| 6 | B5 | Base, Transistor 5 |
| 7 | C7 | Collector, Transistor 7 |
| 8 | B7 | Base, Transistor 7 |
| 9 | C6 | Collector, Transistor 6 |
| 10 | B6 | Base, Transistor 6 |
| 11 | B4 | Base, Transistor 4 |
| 12 | C4 | Collector, Transistor 4 |
| 13 | B 3 | Base, Transistor 3 |
| 14 | C3 | Collector, Transistor 3 |
| 15 | E | Common emitter |
| 16 | B1 | Base, Transistor 1 |

PIN DESIGNATION (CA3082)

| PIN | SYMBOL | NAME AND FUNCTION |
|-----|------------|-----------------------|
| 1 | E1 | Emitter, Transistor 1 |
| 2 | E2 | Emitter, Transistor 2 |
| 3 | B2 | Base, Transistor 2 |
| 4 | E5 | Emitter, Transistor 5 |
| 5 | SUB | Substrate |
| 6 | B5 | Base, Transistor 5 |
| 7 | E6 | Emitter, Transistor 6 |
| 8 | B6 | Base, Transistor 6 |
| 9 | E7 | Emitter, Transistor 7 |
| 10 | B7 | Base, Transistor 7 |
| 11 | B4 | Base, Transistor 4 |
| 12 | E4 | Emitter, Transistor 4 |
| 13 | B 3 | Base. Transistor 3 |
| 14 | E3 | Emitter, Transistor 3 |
| 15 | С | Common collector |
| 16 | B1 | Base, Transistor 1 |

SEVEN TRANSISTOR ARRAY

BLOCK DIAGRAM




ABSOLUTE MAXIMUM RATINGS TA ≈ 25°C


| | PARAMETER | RATING | UNIT |
|------------------|---|-------------------------|-------|
| Р | Power dissipation: | | |
| | Any one transistor | 500 | mW |
| PTOT | Total package | 750 | mW |
| | Above 55°C | Derate Linearly 6.67 | mW/°C |
| | Ambient temperature range: | 1 | |
| T _A | Operating | -55 to +125 | °C |
| Tstg | Storage | -65 to +150 | °C |
| | Lead temperature | 1 | |
| | (10 seconds) | 265 | °C |
| VCEO | Collector to emitter voltage ¹ | 16 | V |
| V _{СВО} | Collector to base voltage ¹ | 20 | ٧ |
| V _{CIO} | Collector to substrate voltage 1,2 | 20 | V |
| VEBO | Emitter to base voltage ¹ | 5 | V |
| lc | Collector current ¹ | 100 | mA |
| lΒ | Base current ¹ | 20 | mΑ |

NOTES

- 1. Ratings apply for each transistor in the device.
- 2. The collector of each transistor of the CA3081 and CA3082 is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal (5) should be maintained at either DC or signal (AC) ground. A suitable bypass capacitor can be used to establish a signal ground.

TYPICAL READ-OUT DRIVER APPLICATIONS





NOTES

Schematic diagram showing one transistor of the CA3082 driving a light-emitting diode (LED).

*The resistance for R is determined by the relationship

$$\frac{R = V_P - V_{BE} - V_F(LED)}{I(LED)}$$

$$R = 0 \text{ for } V_P = V_{BE} + V_F(LED)$$

Where: Vp = Input pulse voltage

V_F = Forward voltage drop across the diode Figure 7


SEVEN TRANSISTOR ARRAY

CA3081/CA3082

STATIC ELECTRICAL CHARACTERISTICS FOR EACH TRANSISTOR TA = 25°C

| | DADAMETER | | LIMITS | | | | |
|--|--|---|-------------|----------|-----|------|--|
| PARAMETER | | TEST CONDITIONS | Min Typ Max | | Max | UNIT | |
| V _{CBO} (BR) V _{CIO} (BR) | Collector to base breakdown voltage Collector to substrate | I _C = 500μA, I _E = 0 | 20 | 60 | | V | |
| | breakdown voltage | $I_C = 500\mu A$, $I_E = 0$, $I_B = 0$ | 20 | 60 | | l v | |
| VCEO (BR) | Collector to emitter breakdown voltage | IC = 1mA, IB = 0 | 16 | 24 | | V | |
| VEBO (BR) | Emitter to base breakdown voltage | $I_C = 500\mu A$ | 5 | 6.9 | | V | |
| hFE | DC forward current | V _{CE} = 0.5V, I _C = 30mA | 30 | 68 | | | |
| | Transfer Ratio | $V_{CE} = 0.8V, I_{C} = 50mA$ | 40 | 70 | | 1 | |
| VBE sat VCE sat | Base to emitter saturation voltage Collector to emitter saturation voltage | I _C = 30mA, I _B = 1mA | | 0.87 | 1.0 | V | |
| | CA3081/CA3082 | I _C = 30mA, I _B = 1mA | j | 0.27 | 0.5 | l v | |
| | CA3081 | $I_C = 50mA$, $I_B = 5mA$ | ļ | 0.4 | 0.7 | V | |
| | CA3082 | $I_C = 50mA$, $I_B = 5mA$ | | 0.4 | 0.8 | / v | |
| CEO | Collector cutoff current | V _{CE} = 10V, I _B = 0 | | <u> </u> | 10 | μA | |
| ICBO | Collector cutoff current | $V_{CB} = 10V, I_{E} = 0$ | ļ | ļ | 1 | μА | |

TYPICAL PERFORMANCE CHARACTERISTICS



HIGH VOLTAGE TRANSISTOR ARRAY

CA3183

DESCRIPTION

The CA3183 is a general purpose high-voltage silicon n-p-n transistor array on a common monolithic substrate. This integrated circuit features a tighter control of breakdown voltage, providing for applications requiring higher voltages. The array consists of five high-current transistors with independent connections for each transistor. Additionally, two of the transistors (Q1 and Q2) are matched at low-current for applications where offset parameters are of special importance. A special substrate terminal has also been included for greater flexibility in circuit design. The CA3183 is available in both 16-lead dual-in-line plastic and cerdip packages and operates over the ambient temperature range of -40°C to +85°C.


FEATURES

- · Matched general purpose transistors
- VBE matched ±5mV maximum
- · High IC: 75mA maximum

APPLICATIONS

- General use in signal processing systems in dc through VHF range
- · Custom designed differential amplifiers
- Temperature compensated amplifiers
- · Lamp and relay drivers
- Thyristor firing


PIN CONFIGURATION



PIN DESIGNATION

| PIN NO. | SYMBOL | NAME AND FUNCTION | |
|---------|--------|-------------------------|--|
| 1 | C1 | Collector, transistor 1 | |
| 2 | C2 | Collector, transistor 2 | |
| 3 | B2 | Base, transistor 2 | |
| 4 | E2 | Emitter, transistor 2 | |
| 5 | SUB | Substrate | |
| 6 | В3 | Base, transistor 3 | |
| 7 | СЗ | Collector, transistor 3 | |
| 8 | E3 | Emitter, transistor 3 | |
| 9 | C4 | Collector, transistor 4 | |
| 10 | B4 | Base, transistor 4 | |
| 11 | E4 | Emitter, transistor 4 | |
| 12 | E5 | Emitter, transistor 5 | |
| 13 | B5 | Base, transistor 5 | |
| 14 | C5 | Collector, transistor 5 | |
| 15 | E1 | Emitter, transistor 1 | |
| 16 | B1 | Base, transistor 1 | |

BLOCK DIAGRAM



HIGH VOLTAGE TRANSISTOR ARRAY

CA3183

ABSOLUTE MAXIMUM RATINGS

| PARAMETER | | PARAMETER RATING | |
|------------------|---------------------------------|------------------|----|
| VCEO | Collector-emitter voltage 1 | 40 | V |
| У СВО | Collector-base voltage 1 | 50 | V |
| V _{CIO} | Collector-substrate voltage 1,2 | 50 | V |
| VEBO | Emitter-base voltage 1 | 5 | V |
| IC | Collector current 1 | 75 | mA |
| lB | Base current 1 | 20 | mA |
| Р | Power dissipation: | | |
| | any one transistor | 500 | mW |
| Ртот | total package up to 55°C | 750 | mW |
| TA | Operating ambient temperature | -40 to +85 | °C |
| T _{stg} | Storage temperature | -65 to +150 | °C |

NOTES

1. For each transistor.

STATIC ELECTRICAL CHARACTERISTICS FOR EACH TRANSISTOR T_A = 25°C unless otherwise specified.

| | | | | CA3183 | | |
|--------------------------|---|--|----------|-------------|-------------|----------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| V _{CEO} (BR) | Collector-emitter breakdown voltage | I _C = 1mA, I _B = 0 | 40 | | | V |
| V _{CBO} (BR) | Collector-base breakdown voltage | $I_C = 100\mu A$, $I_E = \emptyset$ | 50 | | | V |
| V _{CIO} (BR) | Collector-substrate breakdown voltage | $I_{CI} = 100\mu A$, $I_B = \emptyset$, $I_E = \emptyset$ | 50 | | | V |
| V _{EBO} (BR) | Emitter-base breakdown voltage | $I_E = 500 \mu A, I_C = 0$ | 5 | | | v |
| ICEO ICBO | Collector cutoff current Collector cutoff current | V _{CE} = 10V, I _B = 0 V _{CB} = 10V, I _E = 0 | | | 10 1 | μA μA |
| hEE. | DC forward current transfer ratio | V _{CE} = 3V, I _C = 10mA V _{CE} = 5V, I _C = 50mA | 40 40 | | | |
| VBE VCE (SAT) | Base-emitter voltage Collector-emitter saturation voltage | $V_{CE} = 3V$, $I_{C} = 10$ mA $I_{C} = 50$ mA, $I_{B} = 5$ mA | 0.65 | 0.75 1.7 | 0.85 3.0 | V |

STATIC ELECTRICAL CHARACTERISTICS FOR TRANSISTORS Q1 AND Q2 (AS A DIFFERENTIAL AMPLIFIER) $T_A = 25^{\circ}\text{C}$ unless otherwise specified.


| PARAMETER | | | CA3183 | | | |
|-----------------|-------------------------------|-------------------------------|--------|---------|-----|------|
| | | TEST CONDITIONS | Min | Min Typ | | UNIT |
| V _{IO} | Absolute input offset voltage | $V_{CE} = 3V$, $I_{C} = 1mA$ | | 0.47 | 5 | mV |
| lio | Absolute input offset current | $V_{CE} = 3V$, $I_{C} = 1mA$ | | 0.78 | 2.5 | μΑ |

^{2.} The collector of each transistor is isolated from the substrate by an integral diode. The substrate must be connected to a voltage which is more negative than any collector voltage in order to maintain isolation between transistors and provide normal transistor action. To avoid undesired coupling between transistors, the substrate terminal should be maintained at either dc or signal (ac) ground. A suitable bypass capacitor can be used to establish a signal ground.

HIGH VOLTAGE TRANSISTOR ARRAY

CA3183

TYPICAL PERFORMANCE CHARACTERISTICS



DESCRIPTION

These high-voltage, high-current Darling-ton transistor arrays are comprised of seven silicon NPN Darlington pairs on a common monolithic substrate. All units feature open collector outputs and integral suppression diodes for inductive loads. Peak inrush currents to 600mA are allowable, making them ideal for driving tungsten filament lamps also.

The Type ULN-2001 is a general-purpose array which may be used with DTL, TTL, PMOS, CMOS, etc. It is pinned with inputs opposite outputs to facilitate ease of circuit board layout and is priced to compete directly with discrete transistor alternatives.

The Type ULN-2003 has a series base resistor to each Darlington pair, and thus allows operation directly with TTL or CMOS operating at a supply voltage of 5V.


The Type ULN-2004 has an appropriate series input resistor to allow its operation directly from CMOS or PMOS outputs utilizing supply voltages of 6 to 15V. The required input current is below that of the Type ULN-2003.


In all cases, the individual Darlington pair collector current rating is 500mA. However, outputs may be paralleled for higher load current capability. All devices are supplied in a 16-pin dual in-line plastic package.


FEATURES

- · Peak inrush current 600mA
- Protected internally against inductive loads
- Open collector topology
- Compatible with most logic technologies
 ABSOLUTE MAXIMUM RATINGS

EQUIVALENT SCHEMATICS








at 25°C Free-Air temperature for any one Darlington pair unless otherwise specified.

| | PARAMETER | RATING | UNIT |
|-------|---------------------------------------|-------------|------|
| VCE | Output voltage | 50 | V |
| VIN | Input voltage | 30 | V |
| VEBO | Emitter base voltage | 6 | V |
| Ic | Continuous collector current | 500 | mΑ |
| lΒ | Continuous base current | 25 | mA |
| PD | Power dissipation | 1.3 | W |
| | Derating factor above 25°C | 95 | °C/W |
| T_A | Ambient temperature range (operating) | 0 to +85 | °C |
| TS | Storage temperature range | -65 to +150 | °C |

*NOTE

Under normal operating conditions, these units will sustain 350mA per output with VCE(SAT) = 1.6V at 70°C with a pulse width of 20 ms and a duty cycle of 30%.

PIN CONFIGURATION



HIGH VOLTAGE/HIGH CURRENT DARLINGTON TRANSISTOR ARRAYS

ULN2001/03/04

DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise specified.1.2.3

| | PARAMETER | RAMETER TEST CONDITIONS | | LIMITS | | | |
|---------------------|--|--|------------------|--------|---------------------|--------------------------|----------------|
| | | TEST CONDITIONS | Fig. | Min | Тур | Max | UNIT |
| ICEX | Output leakage current Type ULN-2004 | V _{CE} = 50V, T _A = 70°C V _{CE} = 50V, T _A = 70°C, V _{IN} = 1V | 1A 1B | _ | _ | 100 500 | μA μA |
| VCE(SAT) | Collector-emitter Saturation voltage | I _C = 350mA, I _B = 500µA I _C = 200mA, I _B = 350µA I _C = 100mA, I _B = 250µA | 2 2 2 | = | 1.25 1.1 0.9 | 1.6 1.3 1.1 | V |
| lin(on) | Input current Type ULN-2003 Type ULN-2004 | $V_{IN} = 3.85V$ $V_{IN} = 5V$ $V_{IN} = 12V$ | 3 3 3 | | 0.93 0.35 1.0 | 1.35 0.5 1.45 | mA mA mA |
| lin(OFF) | Input current | $I_C = 500 \mu A, T_A = 70^{\circ} C$ | 4 | 50 | 65 | | μA |
| V _{IN(ON)} | Input voltage | | | | | | |
| - | Type ULN-2003 | V _{CE} = 2V, I _C = 200mA V _{CE} = 2V, I _C = 250mA V _{CE} = 2V, I _C = 300mA | 5 5 5 | | | 2.4 2.7 3.0 | V |
| | Type ULN-2004 | VCE = 2V, IC = 125mA VCE = 2V, IC = 200mA VCE = 2V, IC = 275mA VCE = 2V, IC = 350mA | 5 5 5 5 | | - | 5.0 6.0 7.0 8.0 | V V V |
| | D-C forward current transfer ratio Type ULN-2001 | V _{CE} = 2V, I _C ≈ 350mA | 2 | 1000 | | _ | - |
| CIN | Input capacitance | | | _ | 15 | 30 | pF |
| lR | Clamp diode leakage current | V _R = 50V | 6 | | _ | 50 | μА |
| VF | Clamp diode forward voltage | I _F = 350mA | 7 | | 1.7 | 2 | V |

NOTES

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ unless otherwise specified.1.2.3

| PARAMETER | TEST CONDITIONS | Test | LIMITS | | | UNIT |
|---------------------------------|---|------|--------|-----|-----|-------|
| | | Fig. | Min | Тур | Max | JUNIT |
| tplH Turn-on delay | 0.5 EIN to 0.5 EOUT | | | 1.0 | 5 | μS |
| t _{PHL} Turn-off delay | 0.5 E _{IN} to 0.5 E _{OUT} | | _ | 1.0 | 5 | us . |

NOTES

All limits stated apply to the complete Darlington series except as specified for a single device type.

^{2.} The lin(off) current limit guarantees against partial turn-on of the output.


The VINION; voltage limit guarantees a minimum output sink current per the specified test conditions.

All fimits stated apply to the complete Darlington series except as specified for a single device type.


^{2.} The I_{IN(OFF)} current limit guarantees against partial turn-on of the output.


The VIN(ON) voltage limit guarantees a minimum output sink current per the specified test conditions.


TYPICAL PERFORMANCE CHARACTERISTICS



TEST FIGURES










13


ULN2001/03/04


TEST FIGURES (Cont'd)













TYPICAL APPLICATIONS





Section 14 Radio Circuits



1Δ

INDEX

| Section 14 - Radio Circuits | | |
|-----------------------------|--|------|
| Index | | 14-1 |
| Product Data | | 14-3 |
| CA3089 | FM-IF System | 14-3 |
| CA3189 | FM-IF System | 14-8 |
| LM1870 | FM Decoder with Stereo/Mono Switching | 4-13 |
| MC1496/1596 | Balanced Modulator-Demodulator | 4-17 |
| TCA440 | AM Receiver Circuit | 4-20 |
| " ∆758 | FM Stereo Multiplex Decoder, Phase Locked Loop | 4-27 |

| | | |
|--|------|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

DESCRIPTION

CA3089 is a monolithic integrated circuit that provides all the functions of a comprehensive FM-IF system. Figure 6 is a block diagram showing the CA3089 features, which include a three-state FM-IF amplifier/limiter configuration with level detectors for each stage, a doubly-balanced quadrature FM detector and an audio amplifier that features the optional use of a muting (squelch) circuit.

The advanced circuit design of the IF system includes desirable features such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. In addition, internal power supply regulators maintain a nearly constant current drain over the voltage supply range of +8 to +18 volts.

The CA3089 is ideal for high-fidelity operation. Distortion in a CA3089 FM-IF system is primarily a function of the phase linearity characteristic of the outboard detector coil.

The CA3089 utilizes a 16-lead dual-in-line plastic package and can operate over the ambient temperature range of -40°C to +85°C.

FEATURES


- Exceptional limiting sensitivity: 10μV typ. at - 3dB point
- Low distortion: 0.1% typ. (with doubletuned coll)

- Single-coil tuning capability
- High recovered audio: 400mV typ.
- Provides specific signal for control of interchannel muting (squeich)
- Provides specific signal for direct drive of a tuning meter
- Provides delayed AGC voltage for RF amplifier
- Provides a specific circuit for flexible AFC
- Internal supply/voltage regulators

APPLICATIONS

- High-fidelity FM receivers
- Automotive FM receivers
- Communications FM receivers


PIN CONFIGURATION




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-----------------|----------------|
| DC supply voltage: | | |
| Between terminals 11 and 4 | 18 | l v |
| Between terminals 11 and 14 | 18 | ľ |
| DC Current (out of terminal 15) | 2 | m _A |
| Device dissipation: | _ | |
| Up to TA = 60°C | 600 | mW |
| Above $T_A = 60^{\circ}C$ | derate linearly | |
| Ambient temperature range: | 6.7 | mW/°C |
| Operating | -40 to +85 | l °c |
| Storage | -65 to +150 | °C |
| Lead temperature (during soldering): | 1 | 1 |
| At distance not less than 1/32" (0.79mm) from case for 10 seconds max | +265 | °C |

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



FM IF SYSTEM

CA3089

DC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V^+ = 12$ V unless otherwise specified.

| PARAMETER | | TEST CONDITIONS | CA3089D2 | | | |
|---|---|--|-------------------|-------------------|-------------------|----------|
| | | TEST COMBITIONS | Min | Тур | Max | וואט |
| STATIC I ₁₁ DC Volta | (DC) CHARACTERISTICS Quiescent circuit current ages:4 | No signal input, non-muted | 16 | 23 | 30 | mA |
| V ₁ | Terminal 1 (IF input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| V ₂ V ₃ | Terminal 2 (ac return to input) Terminal 3 (dc bias to input) | No signal input, non-muted No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| V ₆ V ₇ V ₁₀ | Terminal 6 (audio output) Terminal 7 (A.F.C.) Terminal 10 (dc reference) | No signal input, non-muted No signal input, non-muted No signal input, non-muted | 5.0 5.0 5.0 | 5.6 5.6 5.6 | 6.0 6.0 6.0 | V V |
| DYNAMI V _{I(lim)} | C CHARACTERISTICS Input limiting voltage (-3dB point) ³ | | | 10 | 25 | μV |
| v _o | AMR AM Rejection (terminal 6) ⁴ Recovered audio voltage (terminal 6) ³ | V _{IN} = 0.1V, F _O = 10.7MHz, f _{mod} = 400Hz, AM Mod = 30% | 45 400 | 55 500 | 600 | dB mV |
| Total hai THD THD | rmonic distortion: ¹ Single tuned (terminal 6) ³ Double tuned (terminal 6) ⁴ | f _{mod} = 400Hz, V _{IN} = 0.1 | | 0.5 | 1.0 | % % |
| S+N/N MUIN | Signal plus noise to noise ratio (terminal 6) ³ Mute input (terminal 5) | Deviation = $\pm 75 \text{kHz V}_{\text{IN}} = 0.1 \text{V}_{\text{V}_{5}} = 2.5 \text{V}_{\text{IN}}$ | 60 50 | 70 70 | | dB dB |
| | Mute output (terminal 12) | $V_{IN} = 50\mu V$ $V_{IN} = 0V$ | 4.0 | | .5 | V |
| MTR | Meter output (terminal 13) | $V_{IN} = 0.1V$ $V_{IN} = 500\mu V$ $V_{IN} = 0V$ | 2.5 1.0 | 3.5 1.5 | .7 | V V |
| AGC | Delayed AGC (terminal 15) | $V_{IN} = .01V$ $V_{IN} = 10\mu V$ | 4.0 | 5.0 | .5 | V |
| THD | Double tuned (terminal 6) ⁴ | f _{mod} = 400Hz V _{IN} = 0.1 | | 0.1 | | % |

^{1.} THD characteristics and Audio Level are essentially a function of the phase and Q

characteristics of the network connected between terminals 8,9, and 10.


^{2.} Test circuit Figure 1.

^{3.} Test circuit Figure 2.

^{4.} Test circuit Figures 1 and 2.

CA3089

TEST CIRCUITS



SYSTEM DESIGN CONSIDERATORS


The CA3089 is a very high gain device and therefore careful consideration must be given to the layout of external components to minimize feedback. The input bypass capacitors should be located close to the input terminals and the values

should not be large nor should the capacitors be of the type which might introduce inductive reactance to the circuit. An example of good by-pass capacitors would be ceramic disc with values in the range of .01 to .05 microfarad.

The input impedance of the CA3089 is approximately 10,000 ohms. It is not

recommended to match this impedance. The value of the input termination resistor should be as low as possible without degrading system operation. The lower the value of this resistor the greater the system stability. An input terminating resistor between 50 and 100 ohms is recommended.


TYPICAL PERFORMANCE CHARACTERISTICS




FM IF SYSTEM

CA3089

TEST CIRCUITS





T: Pri. = Q₀ (unloaded) \simeq 75 (tunes with 100pF (C1) 20 † of 34e on 7/32" dia. form) Sec. = Q₀ (unloaded) \simeq 75 (tunes with 100pF (C2) 20 † of 34e on 7/32" dia. form) kQ (percent of critical coupling) > 70% (Adjusted for coil voltage V_C) = 150mV

Above values permit proper operation of mute (squelch) circuit "E" type slugs, spacing 4mm

Figure 2

FM/IF SYSTEM

DESCRIPTION

The CA3189 is a monolithic integrated circuit that provides all the functions of a comprehensive FM/IF system. The CA3189 features a three stage FM/IF amplifier/ limiter configuration with level detectors for each stage. A doubly balanced quadrature FM detector and an audio amplifier features the optional use of a muting (squelch) circuit. Mute is enabled when either the input signal level is low or when the input frequency changes, through an external mute logic circuit between pins 5 and 12. Center channel detect can also be derived via this mute logic circuit.

The CA3189 includes features found in the CA3089, such as delayed AGC for the RF tuner, an AFC drive circuit, and an output signal to drive a tuning meter and/or provide stereo switching logic. Internal power supply regulators maintain a nearly constant current drain over the voltage range of +8V to +16V. The CA3189 FM/IF system distortion is primarily a function of the phase linearity of the outboard detector coil.

FEATURES

- . AGC threshold controlled externally
- . Low signal or fre. muting option
- . Single coil tuning capability


Exceptional limiting sensitivity: 10μV typical at - 3dB point

- Low distortion: 0.1% with double tuned coil
- · High recovered audio: 500mV typical
- · Internal supply/voltage regulators
- · Mute center channel detect

APPLICATIONS

- · Automotive FM receivers
- · High fidelity FM receivers
- · Communications FM receivers


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-----------------|-------|
| DC supply voltage: | | |
| Between terminals 11 and 4 | 18 | V |
| Between terminals 11 and 14 | 18 | V |
| DC current (out of terminal 15) | 2 | mA |
| Device dissipation: | 1 | |
| Up to $T_A = 60 ^{\circ}\text{C}$ | 600 | mW |
| Above $T_A = 60 ^{\circ}\text{C}$ | derate linearly | |
| | 6.7 | mW/°C |
| Ambient temperature range: | [| i |
| Operating | 40 to +85 | °C |
| Storage | - 65 to +150 | °C |
| Lead temperature (during soldering): | { | |
| At distance not less than 1/32" (0.79mm) | + 265 | °C |
| from case for 10 seconds max |] | |

BLOCK DIAGRAM



FM/IF SYSTEM

CA3189


STATIC ELECTRICAL CHARACTERISTICS $T_A = 25\,^{\circ}\text{C}$, V $^+ = 12\text{V}$ unless otherwise specified.

| PARAMETER | | TEST CONDITIONS | Min | Тур | Max | UNIT |
|--------------------------|---------------------------------|----------------------------|-----|-----|-----|------|
| I ₁₁ DC Vo | Quiescent circuit current | No signal input, non-muted | 16 | 28 | 40 | mA |
| V1 | Terminal 1 (IF input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| V2 | Terminal 2 (AC return to input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | V |
| V3 | Terminal 3 (DC bias to input) | No signal input, non-muted | 1.2 | 1.9 | 2.4 | ľ |
| V7 | Terminal 7 (AFC) | No signal input, non-muted | 5.0 | 5.6 | 6.0 | V |
| V10 | Terminal 10 (DC reference) | No signal input, non-muted | 5.0 | 5.6 | 6.0 | v |


DYNAMIC CHARACTERISTICS

| $V_{l(lim)}$ | Input limiting voltage (-3dB point) ³ | | - | T | 10 | 25 | μV |
|-------------------|--|---|--|------------|-------------------|--|-----|
| AMR | AM rejection (terminal 6) ³ | | V, F _o = 10.7MHz, Iz, AM Mod = 30% | 45 | 55 | | dΒ |
| V _O | Recovered audio voltage (terminal 6)3 | 1 | | 325 | 500 | 650 | mV |
| Total har | monic distortion: 1 | | | 1 | | | |
| THD | Single tuned (terminal 6) ³ | | | | 0.5 | 1.0 | % |
| THD | Double tuned (terminal 6)4 | f _{mod} = 40 | 00Hz, V _{IN} = 0.1V | | 0.1 | 1.0 | % |
| S + N/N | Signal plus noise to noise ratio (terminal 6)3 | | | 65 | 72 | | dB |
| MU | Mute (terminal 6) | V5 = 2.5V | | 50 | 70 | | dB |
| MU _{OUT} | Mute output (terminal 12) | $V_{IN} = 100\mu V$ $V_{IN} = 0V$ | | 4.0 | 0.1 | 0.7 | V |
| MUF | Deviation mute frequency | | IV, f = 10.7KHz | - | ± 40 | | KHz |
| MTR | Meteroutput (terminal 13) | $V_{IN} = 0.1V$ $V_{IN} = 500\mu V$ $V_{IN} = 0V$ | | 3.0 1.0 | 4.0 1.5 0.3 | 0.7 | V |
| AGC | Delayed AGC (terminal 15) | V16 > 2.5V V16 < 0.7V | | 8.0 | 0.2 10.0 | 0.7 | ٧ |
| AGC | Threshold (terminal 16) | V15 = low to high | | | 1.25 | 2.5 | v |
| cs ——— | On-channel step (terminal 12) | $V_{IN} = 0.1V$ f = 10.7MHz | $f_{DEV} < \pm 15KHz$ $f_{DEV} > \pm 80KHz$ | 4.5 | 0 5.6 | 0.7 | V |


TEST CIRCUITS




TYPICAL PERFORMANCE CHARACTERISTICS



TEST CIRCUITS






Above values permit proper operation of mute (squelch) circuit "E" type slugs, spacing 4mm.

Figure 4

FM/IF SYSTEM

CA3189

TEST CIRCUITS



DESCRIPTION

The LM1870 combination FM Stereo Demodulator and Blend Circuit is a PLL circuit with a D.C. control pin whose purpose is to reduce switching noise by decreasing separation under low signal amplitude conditions. The part is designed specifically for automobile applications where fluctuating signal strength can cause demodulation noise.

FEATURES

- · Stereo blend control
- Wide input dynamic range
- . Low total harmonic distortion
- VCO disable function
- · Monophonic override pin
- . Supply range 7V-15V


APPLICATIONS

- Auto radios
- . High fidelity tuners
- · High performance portable radios
- · Electronic tuned radios


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|-------------------|------|
| Supply voltage, pin 3 | 15 | V |
| Lamp driver voltage, pin 11 | 18 | ľv |
| Output voltage, pin 12, 13 supply off | 7 | ľ |
| Quick mono input (pin 20) | V + (pin 3) | i . |
| Blend input (pin 20) | 15 | ĺv |
| Operating temperature range | 0°C to + 70°C | • |
| Power dissipation (note 1) | 1 | w |
| Storage temperature | - 65°C to + 125°C | ,,, |
| Lead temperature (soldering, 10 seconds) | 300°C | İ |

PIN CONFIGURATION



TYPICAL APPLICATION AND TEST CIRCUIT



DC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V^+ = 8V$ unless otherwise noted (Figure 1)

| SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------------|---------------------------------|-----|------|-------|------|
| Operating supply voltage | | 7 | 8 | 15 | V |
| Supply current | | | 26 | 45 | mA |
| Input DC voltage | Pin 19 | | 4 | | V |
| Input DC voltage | Pin 2 | | 1.8 | | V |
| Supply rejection | | 15 | 30 | | dB |
| Lamp leakage current | Lamp off, pin 11 = 16V | | 0.1 | 100 | μΑ |
| Lamp saturation voltage | Lamp on, pin 11 @ 75mA | | 1.4 | 2.0 | V |
| VCO stop voltage | Voltage @ pin 4 to stop VCO | 0.2 | 0.4 | | V |
| VCO stop current | Pin 4 = 0.2V | | - 30 | - 100 | μΑ |
| Blend input bias current | | | - 2 | - 20 | μА |
| Quick mono switch voltage | | | 4 | | V |
| Quick mono bias current | Pin 1 = 8V | | 2 | | μΑ |
| Output leakage | Pin 12 or 13 = 6.5V, pin 3 = 0V | | 0.1 | 20 | μΑ |

AUDIO ELECTRICAL CHARACTERISTICS

| SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|----------------------|-----|-------|-------|------|
| Mono gain | 1kHz | - 4 | -1 | + 2 | dB |
| Mono THD | 1kHz @ 200mVrms | | 0.05 | 0.25 | % |
| Channel balance | | | ± 0.4 | ± 1.5 | dB |
| Gain shift | Mono to stereo | | ± 0.1 | ± 1.0 | dB |
| Channel separation | Pin 20 ≥ 1.1V | 30 | 45 | | dB |
| Output DC shift | Mono to stereo | | ± 15 | ± 100 | m∨ |
| Input resistance | Pin 19 | 20 | 40 | | kΩ |
| Output resistance | Pin 12, 13 | | 65 | 200 | Ω |
| Ultrasonic rejection | 19kHz + 38kHz | | 30 | | dB |
| SCA rejection | (Note 2) | | 70 | | dB |
| Signal to noise | 1kHz @ 200mVrms MONO | | 68 | | dB |

PLL ELECTRICAL CHARACTERISTICS

| SYMBOL AND PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|------------------|-----|------|-----|------|
| Lamp ON voltage | 19kHz on pin 2 | | 15 | 20 | mV |
| Lamp OFF voltage | 19kHz on pin 2 | 2.5 | 5 | | mV |
| Lamp hysteresis | | | 10 | | dB |
| Capture range | 25mVrms on pin 2 | ± 2 | ± 4 | ± 6 | % |
| Hold in range | 25mVrms on pin 2 | 1 | ± 12 | | % |
| Input resistance | Pin 2 | 8 | 14 | | kΩ |

STEREO DEMODULATOR WITH BLEND

LM1870

BLEND ELECTRICAL CHARACTERISTICS


| SYMBOL AND PARAMETER | TEST CONDITIONS (Pin 20 from 1.1V to 0.2V) | MIN | TYP | MAX | UNIT |
|----------------------|--|--------------|---------------|-------------|----------|
| Stereo gain change | 1kHz L= - R input | - 25 | - 35 | | dB |
| Mono gain change | 1kHz L = R input 10kHz L = R input | - 1.5 - 8 | - 0.5 - 14 | 0.5 - 20 | dB dB |
| Output DC shift | | | ± 40 | ± 100 | mV |

NOTES

1. For operation in ambient temperatures above 25 °C, the device must be derated based on a 150 °C maximum junction temperature and a thermal resistance of 125 °C/W junction


2. Input is 10% SCA (74.5kHz), 9% pilot and 1kHz left or right. Rejection is ratio of 1kHz output to 1.5kHz output.

TYPICAL CHARACTERISTICS




STEREO DEMODULATOR WITH BLEND


LM1870




TOTAL HARMONIC DISTORTION
vs FREQUENCY




L+R FREQUENCY RESPONSE WITH BLEND CONTROL




BLEND FILTER RESPONSE




LAMP ON/OFF vs RESISTANCE PIN 4 TO 5




SEPARATION VS FREQUENCY




L - R GAIN vs BLEND CONTROL




L - R GAIN AND SEPARATION VS
RF INPUT LEVEL WITH BLEND




TOTAL HARMONIC DISTORTION
VS INPUT LEVEL



POWER SUPPLY REJECTION RATIO vs FREQUENCY



TYPICAL RADIO QUIETING CHARACTERISTIC



BALANCED MODULATOR-DEMODULATOR

MC1496/MC1596

DESCRIPTION

The MC1496 is a monolithic Double-Balanced Modulator/Demodulator designed for use where the output voltage is a product of an input voltage (signal) and a switched function (carrier). The MC1596 will operate over the full military temperature range of -55°C to +125°C. The MC 1496 is intended for applications within the range of 0°C to +70°C.


FEATURES

- Excellent carrier suppression 65dB typ @ 0.5MHz 50dB typ @ 10MHz
- · Adjustable gain and signal handling
- . Balanced inputs and outputs
- High common-mode rejection—85dB typ

APPLICATIONS

- Suppressed carrier and amplitude modulation
- Synchronous detection
- FM detection
- Phase detection
- Sampling
- Single sideband
- Frequency doubling

PIN CONFIGURATIONS




ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|--------------------------------------|------|
| Applied voltage1.2 | 30 | V |
| Differential input signal (V7-V8) | ±5.0 | v |
| Differential input signal (V ₄ -V ₁) | (5 ± I ₅ R _e) | v |
| Input signal (V2-V1, V3-V4) | 5.0 | v |
| Bias current (f ₅) | 10 | mA |
| Power dissipation (pkg. limitation) N package Operating temperature range | 900 | mW |
| MC1496 | 0 to +70 | °C |
| MC1596 | -55 to +125 | °C |
| Storage temperature range | -65 to +150 | °C |

NOTES

- 1. Voltage applied between pins 6-7, 8-1, 9-7, 9-8, 7-4, 7-1, 8-4, 6-8, 2-5, 3-5.
- 2. Pin number references pertain to H package pinout only

EQUIVALENT SCHEMATIC



BALANCED MODULATOR-DEMODULATOR


MC1496/MC1596


DC ELECTRICAL CHARACTERISTICS $V^* = +12 V dc, \ V^- = -8.0 V dc, \ I_5 = 1.0 m A dc, \ R_L = 3.9 k \Omega, \ R_e = 1.0 k \Omega, \ T_A = 25 ^{\circ} C$ unless otherwise specified.

| | | | MC1596 | | i | MC149 | 3 | } | |
|------------------------------------|--|-------------------------|----------|------------|------------|-------|------------|--|--------------------------|
| PARAMETER | | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | TINU |
| R _{ip} C _{ip} | Single-ended input impedance Parallel input resistance Parallel input capacitance | Signal port, f = 5.0MHz | | 200 2.0 | | | 200 2.0 | | kΩ pF |
| R _{op} C _{op} | Single-ended output impedance Parallel output resistance Parallel output capacitance | f = 10MHz | | 40 5.0 | | | 40 5.0 | | kΩ pF |
| | Input bias current | | | | | | | | μΑ |
| lbs | $l_{bS}=\frac{l_1+l_4}{2}$ | | | 12 | 25 | } | 12 | 30 | |
| lbC | $I_{bS} = \frac{I_7 + I_8}{2}$ | | | 12 | 25 | | 12 | 30 | μА |
| fios fioc | Input offset current | | | 0.7 0.7 | 5.0 5.0 | | 0.7 | 7.0 7.0 | μ Α μ Α |
| T _{clío} | Average temperature coefficient of input offset current Output offset current | | | 2.0 | | | 2.0 | | nA/°C |
| loo | 16 - 19 | | <u> </u> | 14 | 50 | l | 15 | 80 | μΑ |
| Toloo | Average temperature coefficient of output offset current Common-mode quiescent | | | 90 | | | 90 | | nA/°C |
| Vo | Output voltage (Pin 6 or Pin 9) | | L | 8.0 | | | 8.0 | 1 | Vdc |
| ID+ ID- | Power supply current le + le le | | | 2.0 3.0 | 3.0 4.0 | | 2.0 3.0 | 4.0 5.0 | mAdc |
| PD | DC power dissipation | | | 33 | | | 33 | | mW |

NOTE

Pin number references pertain to H package pinout only.





BALANCED MODULATOR-DEMODULATOR


MC1496/MC1596

AC ELECTRICAL CHARACTERISTICS $V^+ = +12Vdc, \ V^- = -9.0Vdc, \ I_5 = 1.0mAdc, \ R_L = 3.9k\Omega, \ R_e = 1.0k\Omega, \ T_A = +25^{\circ}C$ unless otherwise specified

| PARAMETER | | TEST COMPLETIONS | | MC1596 | | MC1496 | | | |
|-------------------|--|--|-----|-------------------------|------------|--------|-------------------------|-----|----------------|
| | | TEST CONDITIONS | Min | Min Typ | Max | Min | Тур | Max | UNIT |
| Voft | Carrier feedthrough | V _c = 60mVrms sinewave and offset adjusted to zero f _C = 1.0kHz f _C = 10MHz V _c = 300mVp-p squarewave: Offset adjusted to zero f _C = 1.0kHz Offset not adjusted f _C = 1.0kHz | | 40 140 0.04 20 | 0.2 100 | | 40 140 0.04 20 | 0.4 | μVrms mVrms |
| Vcs | Carrier suppressions | fs = 10kHz, 300mVrms sinewave f _C = 500kHz, 60mVrms sinewave f _C = 10MHz, 60mVrms sinewave | 50 | 65 50 | | 40 | 65 50 | | dB |
| BW _{3dB} | Transadmittance bandwidth (Magnitude) ($R_L = 50\Omega$) | Carrier input port, $V_C = 60 \text{mVrms}$ sinewave $f_S = 1.0 \text{kHz}$, 300 mVrms sinewave Signal input port, $V_S = 300 \text{mVrms}$ sinewave $ V_C = 0.5 \text{Vdc}$ | | 300 80 | | | 300 80 | | MHz MHz |
| AVs | Signal gain | $V_S = 100 \text{mVrms}; f = 1.0 \text{kHz}$ $ V_C = 0.5 \text{Vdc}$ | 2.5 | 3.5 | | 2.5 | 3.5 | | V/V |
| CMV ACM | Common-mode input swing Common-mode gain | Signal port, $f_S = 1.0 \text{kHz}$ Signal port, $f_S = 1.0 \text{kHz}$ $ V_C = 0.5 \text{Vdc}$ | | 5.0 -85 | | | 5.0 -85 | | Vp-p dB |
| DV _{OUT} | Differential output voltage swing capability | | | 8.0 | | | 8.0 | | Vp-p |

NOTE

Pin number references pertain to H package pinout only.



DESCRIPTION

TCA440 is a monolithic IC, especially developed for AM receivers up to 30MHz. It includes a RF stage with AGC, a balanced mixer, separate oscillator and an IF amplifier with AGC. Because of its low current consumption and of its internal stabilization the TCA440 is perfectly suited for battery operated portables, car and home radios.


FEATURES

- Balanced circuit
- · Separately controllable prestage
- Multiplicative push-pull mixer with separate oscillator
- High signal handling capability even with 4.5V supply voltage
- 100dB feedback control range in 5 stages
 Direct connection for tuning meter
- . Minimum external components


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|--|----------|
| CC Supply voltage amb Ambient temperature in operation s Storage temperature CC Range of operation | 15 -15 to +80 -30 to +125 4.5 to 15 | °C °C |

BLOCK DIAGRAM



PIN CONFIGURATION



TUNING METER

Recommended instruments:

r 500μA (R₁ = 800Ω) 300μA (R₁ = 1.5kΩ)

The IC offers at pin 10 a tuning meter voltage of 600 mV_{EMP} max, with a source impedance of approx. 400Ω .


FUNCTION

As pictured in the circuit diagram the TCA440 comprises two control loops independent of each other which control the RF stage and the IF stages. By AGCing the RF stage, excellent signal handling is obtained. A voltage of 2.6Vpp on the IC input can be handled with very low distortion. The pushpull mixer operates multiplicatively, thereby resulting in few harmonic mixing products and whistling points. The oscillator which is separated from the mixer is also apted excellently for short waves. From the AGC of the RF amplifier a voltage is derived for a tuning meter which can be connected directly to the meter. The symmetric composition of the circuit provides high stability against oscillation and, at the same time, an AGC range of more than 100dB. The bridge circuit of the mixer provides good isolation of the oscillator.

AM RECEIVER CIRCUIT

TCA440

EQUIVALENT SCHEMATIC



14

AM RECEIVER CIRCUIT

TCA440


DC ELECTRICAL CHARACTERISTICS V_{CC} = 9V, T_A = 25°C unless otherwise specified.

| | | | | TCA 440 | | |
|-----|-------------------------------|--|-----|-----------------|-----|----------------|
| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| loc | Total current consumption at: | $V_{CC} = 4.5V$ $V_{CC} = 9V$ $V_{CC} = 15V$ | | 7 10.5 12 | | mA mA mA |


$\textbf{AC ELECTRICAL TEST} \quad V_{CC} \approx 9V, \ T_A = 25^{\circ}C, \ f_C = 1 \\ \text{MHz}, \ f_{MOD} \approx 1 \\ \text{kHz unless otherwise specified}.$


| PARAMETER | | TEST CONDITIONS | TCA 440 | | | UNIT |
|-----------|---|---------------------------------|---------|-----|-----|------|
| | FARANE LER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Vo | Audio output voitage | m = 30% V _{IN} = 1.0mV | | 100 | | mV |
| SEN | Input sensitivity (fc = 1MHz, m = 30%/0%, R _G = 540 Ω) | Vo = 30 mV | | 10 | | μV |
| | Noise | V _{IN} ≈ 1.0mV NO MOD. | | 1.5 | | mV |
| Mo | Meter Output | $V_{IN} = 4\mu V$ | | 150 | | μV |

TYPICAL APPLICATIONS





TYPICAL APPLICATIONS (Cont'd)






TYPICAL APPLICATIONS (Cont'd)









AM RECEIVER CIRCUIT

TCA440


TYPICAL PERFORMANCE CHARACTERISTICS




SIGNAL TO NOISE RATIO vs RF INPUT VOLTAGE (switching position 2)




SIGNAL TO NOISE RATIO vs RF INPUT VOLTAGE (parameter is generator impedance) (switching position 1)




TEST FIGURES FOR APPLICATION
EXAMPLE FOR MW HARMONIC
DISTORTION AND AF OUTPUT
VOLTAGE vs RF INPUT VOLTAGE
MEASURED SYMMETRICALLY AT
PINS 1 AND 211 - 1MHz, 1mod - 1kHz,



TEST FIGURES FOR APPLICATION EXAMPLE FOR AM USING BB 113 f_1 = 1MHz, f_{mod} = 1kHz, $f_{\xi\xi}$ = 455 kHz, V_{CC} = 9V, V_{IRF} measured symmetrically at pins 1 and 2



TUNING METER VOLTAGE vs IF CONTROL VOLTAGE (parameter is impedance of tuning meter)




Example for moving coil instruments

| i for full-sca | ale deflectio |
|----------------|---------------|
| .5kΩ | 100, |
| .5kΩ | 170 μ |
| 2kΩ | 200 μ |
| 350Ω | 500 µ |
| | |

AM RECEIVER CIRCUIT

TCA440

TEST CIRCUITS



FM STEREO MULTIPLEX DECODER, PHASE LOCKED LOOP

"A758

DESCRIPTION


The µA758 is a monolithic phase-locked loop FM stereo multiplex decoder. The device decodes an FM stereo multiplex signal into right and left audio channels while inherently suppressing SCA information when it is contained in the composite input signal. The device includes automatic mono-stereo mode switching and drive for an external tamp to indicate stereo mode operation.

The µA758 operates over a large voltage range and requires a minimum number of external components. A simple setting of an external potentiometer adjusts the oscillator frequency. No coils are required.

FEATURES

- 45dB channel separation
- Automatic stereo/mono switching
- 70dB SCA rejection
- 10V to 16V supply range
- High impedance input—low impedance output


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS


| PARAMETER | RATING | UNIT |
|---------------------------------|-------------|------|
| Supply voltage | +18 | v |
| Supply voltage (≤ 15 seconds) | +22 | l v |
| Voltage at lamp driver terminal | | 1 |
| (Lamp OFF) | +22 | l v |
| Internal power dissipation | 730 | mw |
| Operating temperature range | -40 to +85 | °C |
| Storage temperature range | -55 to +125 | ∘c |
| Lead temperature (60sec) | 300 | l ∘č |

BLOCK DIAGRAM



14

EQUIVALENT SCHEMATIC



FM STEREO MULTIPLEX DECODER, PHASE LOCKED LOOP

 μ A758

 $\textbf{DC ELECTRICAL CHARACTERISTICS} \quad \textbf{T}_A = 25^{\circ}\text{C}, \ \textbf{V}+ = +12 \textbf{V}, \ \textbf{19kHz pilot level} = 30 \text{mV}_{RMS}, \ \text{multiplex signal}$ $(L=R,\,pilot\,OFF)=300mV_{RMS},\,modulation\,frequency=400Hz\,or\,1Hz,$ test circuit 1, unless otherwise specified.


| PARAMETER | | TEST CONDITIONS | μ. | | μ Α758 | |
|-----------|---|-----------------|-----------|-----------|---------------|----------|
| | | | Min | Тур | Max | UNIT |
| lcc IL | Supply current Maximum available lamp current | Lamp OFF | 75 | 31 150 | 38 | mA mA |
| V7 | Voltage at lamp driver terminal | Lamp = 50mA | | 1.3 | 1.8 | V |
| ri ro | Input resistance Output resistance | | 20 0.9 | 35 1.3 | 2.0 | kΩ kΩ |


AC ELECTRICAL CHARACTERISTICS


| PARAMETER | | TEST CONDITIONS | μ Α758 | | | |
|------------------------------------|--|---|---------------|------------------|------------|--|
| | | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Δ(V ₄ &V ₅) | DC voltage shift at either output terminal | Stereo to mono operation | | 30 | 150 | mV |
| PS.R.R. SEP | Power supply ripple rejection Channel separation | 200Hz, 200mV _{RMS} 100Hz 400Hz 10kHz | 35 30 | 40 45 45 | | dB dB dB dB |
| BAL. Av | Channel balance Voltage gain | 1kHz | + | 0.3 | 1.5 | dB |
| | Pilot input level | Lamp turn-on Lamp turn-off | 2.0 | 0.9 18 7.0 | 1.4 25 | mV _{RMS} mV _{RMS} |
| | Pilot input level hysteresis | Lamp turn-off to turn-on | 3.0 | 7.0 | | dB |
| T.H.D. | Capture range Total harmonic distortion | Multiplex level = 600mV _{RMS} pilot OFF | 2.0 | 4.0 0.4 | 6.0 1.0 | % % |
| | 19kHz rejection 38kHz rejection SCA rejection1 | | 25 25 | 35 45 70 | | dB dB dB |
| VCO | Tuning resistance ² | | 21.0 | 23.3 | 25.5 | kΩ |
| vco | Frequency drift | $0^{\circ} C \le T_{A} \le 25^{\circ} C$ $25^{\circ} C \le T_{A} \le 70^{\circ} C$ | | +0.1 -0.4 | ±2 ±2 | % % |

NOTES

TYPICAL PERFORMANCE CHARACTERISTICS








^{1.} Measured with a stereo composite signal consistency of 80% stereo, 10% pilot and 10% SCA as defined in the FCC Rules on Broadcasting.

^{2.} Total resistance from pin 15 to ground, in test circuit, required to set reference frequency at pin 11 to 19kHz ± 10hz.


FM STEREO MULTIPLEX DECODER, PHASE LOCKED LOOP

μA758

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TEST CIRCUIT AND TYPICAL APPLICATION



Section 15 Audio Circuits



INDEX

Section 15 - Audio Circuits

| index | | 15. |
|-----------------|--|-------|
| Product Data | | 15. |
| LM387 | Qual Low-Noise Proper | 10-0 |
| NE/SE540 | Dual Low-Noise Preamp | 15-3 |
| NE542 | Power Driver | 15-7 |
| | Dual Low Noise Preamp | 15-12 |
| NE570/571/SA571 | Compandor | 15.16 |
| NE572 | Programmable Analog Compandor | 15 13 |
| NE645/646 | Dolby Noise Reduction Circuit | 15-17 |
| NE648/649 | Low Voltage Pollsy Noise Reduction Circuit | 15-15 |
| NE650 | Low Voltage Dolby Noise Reduction Circuit | 15-23 |
| 142030 | Dolby B/C Type Noise Reduction Circuit | 15-27 |



| | | i |
|--|--|---|
| | | |
| | | |
| | | |

DUAL LOW-NOISE PREAMP

LM387

DESCRIPTION


The LM387 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with an internal power supply decoupler-regulator, providing 110dB supply rejection and 60dB channel separation. Other outstanding features include high gain (104dB), large output voltage swing (Vcc - 2V p-p), and wide power bandwidth (75kHz, 20V p-p). The LM387 operates from a single supply across the wide range of 9 to 40V.

The amplifiers are internally compensated for all gains greater than 10. The LM387 is available in an 8 lead dual-in-line package.

FEATURES

- Low noise—0.8 μ V total input noise
- High gain—104dB open loop
- Single supply operation
- Wide supply range 9 to 40V
 Power supply rejection—110dB
- Large output voltage swing (VCC 2V p-p)
- Wide bandwidth 15MHz unity gain
- Power bandwidth 75kHz, 20V p-p
- · Internally compensated
- · Short circuit protected


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--|---|----------|
| Supply voltage Power dissipation Operating temperature range Storage temperature range Lead temperature (soldering, 60sec) | +40 500 0 to +70 -65 to +150 +300 | 0.0 % WW |

EQUIVALENT CIRCUIT



DUAL LOW-NOISE PREAMP


DC ELECTRICAL CHARACTERISTICS T_A = 25 °C, V_{CC} = 14V unless otherwise specified.

| PARAMETER | TEST CONDITIONS | | LM387 | | |
|---------------------------------|---|-----|---------------|-----|-----------------|
| PARAMETER | 1EST CONDITIONS | Min | Тур | Max | TINU |
| Voltage gain Supply current | Open loop V _{CC} 9 to 40V, R _L = ∞ | | 160,000 10 | | V/V mA |
| Input resistance | Positive input Negative input | | 100 200 | | kΩ kΩ |
| Input current Output resistance | Negative input Open loop | | 0.5 150 | | μ Α Ω |
| Output current | Source Sink | | 8 2 | | mA mA |
| Output voltage swing | Peak-to-peak | | Vcc-2 | | V |


AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 14V$ unless otherwise specified.

| DADAMETED | TF0T 00 VE 1710 VA | | LM387 | | |
|--|---|-----|-------------------|-----|---------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Small signal bandwidth Power bandwidth Maximum input voltage | 20V p-p (V _{CC} ≈ 24V) Linear operation | | 15 75 | 300 | MHz kHz μVrms |
| Supply rejection ratio Channel separation | f = 1kHz f = 1kHz | | 110 60 | | dB dB |
| Total harmonic distortion Total equivalent input noise | 75dB gain, $f = 1kHz$ R _S = 600 Ω , 100-10,000Hz | | 0.1 0.8 | 1.4 | % μVrms |
| Noise figure | 50kΩ, 100-10,000Hz 10kΩ, 100-10,000Hz 5kΩ, 100-10,000Hz | | 1.0 1.6 2.8 | | dB dB dB |

TYPICAL PERFORMANCE CHARACTERISTICS




TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



LM387

TYPICAL APPLICATIONS



POWER DRIVER

NE/SE540


DESCRIPTION

The NE/SE540 is a monolithic, class AB power amplifier designed specifically to drive a pair of complementary output transistors. The device features low standby current yet retains a high output current drive capability with internal current limiting. A wide power bandwidth and excellent linearity make this device ideal for use an audio power amplifier.

FEATURES

- · Internal current limiting
- Low standby current
- · High output current capability
- · Wide power bandwidth
- · Low distortion


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--------------------------------------|-------------|--|
| Supply voltage | | |
| SE540 | ±27 | v |
| NE540 | ±22 | ľ |
| Operating temperature range | ±22 | V |
| SE540 | -55 to +125 | ·c |
| NE540 | 0 to +70 | ∘c |
| Storage temperature range | | _ |
| Output short circuit duration | -65 to +150 | °C |
| (Not exceeding maximum dissipation.) | Indefinite | ł |

EQUIVALENT SCHEMATIC



POWER DRIVER

NE/SE540


DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ and $V_{CC} = \pm 20V$ unless otherwise specified.

| DADAMETED | TEST CONDITIONS | | SE540 | | | NE540 | | UNIT |
|--|-----------------|------|-------------|-----------|-----|------------|-----------|----------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | DIVIT |
| Operating supply voltage Quiescent current | | ±5 | 13 | ±25 20 | ±5 | 13 | ±20 20 | V mA |
| Input offset voltage Input offset current | | | 5 0.3 | 7 0.7 | | 7 0.5 | 10 1 | mV μA |
| Input bias current Input impedance | | | 1.5 20 | 3 | | 2 20 | 5 | μA kΩ |
| Current gain Gain variation over temperature range | 40dB gain | 80 | 100 ±0.1 | | 70 | 90 ±0.1 | | dB dB |
| Power supply rejection ratio Common mode rejection ratio | 40dB gain | 80 | 90 110 | | 60 | 80 90 | | dB dB |
| Output drive current | | ±120 | ±150 | | ±80 | ±100 | | mA |

AC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$ and $V_{CC} = \pm 20V$ unless otherwise specified.


| PARAMETER | TEST CONDITIONS | | SE540 | | | NE540 | | UNIT |
|----------------------------------|--|-----|---------------------|-----|-----|--------------------|-----|----------|
| PANAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| Frequency response Distortion | 40dB gain ± 1 dB 40dB gain, Output 3dB below clipping $R_L = 600\Omega$ $R_L = 2k\Omega$ | | 500 0.25 0.06 | 0.5 | | 100 0.5 0.06 | 1.0 | kHz % |
| Equivalent input noise voltage | $R_S = 600\Omega$ 50Hz to 500kHz | | 10 | | | 10 | | μ۷ |
| Slew rate | V _{CC} = ±20V V _{OUT} = ±15V | | 200 | | | 200 | | V/μs |

TYPICAL PERFORMANCE CHARACTERISTICS




POWER DRIVER


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TEST CIRCUITS



35 WATT AMPLIFIER



15-11

DUAL LOW-NOISE PREAMP

DESCRIPTION


The NE542 is a dual preamplifier for the amplification of low level signals in applications requiring optimum noise performance. Each of the two amplifiers is completely independent, with individual internal power supply decoupler-regulator, providing 110dB supply rejection and 70dB channel separation. Other outstanding features include high gain (104dB), large output voltage swing (V_{CC} –2Vp-p), and internal compensation to 10dB. The NE542 operates from a single supply across the wide range of 9 to 24V.

The NE542 is ideal for use in stereo phono, tape, or microphone preamps and other applications requiring low noise amplication of small signals.

FEATURES

- Low noise—.7μV total input noise
- High gain—104dB open loop
- Single supply operation
- . Wide supply range 9 to 24V
- Power supply rejection 110dB
- Large output voltage swing (V_{CC} -2V p-p)
- Wide bandwidth 15MHz unity gain
- Power bandwidth 100kHz (15V p-p)
- Internally compensated (stable at 10dB)
- Short circuit protected
 High slew rate 5V/µs


ABSOLUTE MAXIMUM RATINGS



PIN CONFIGURATION

| PARAMETER | RATING | UNIT |
|-------------------------------------|-------------|------|
| Supply voltage | +24 | V |
| Power dissipation | 500 | mW |
| Operating temperature range | 0 to +70 | °C |
| Storage temperature range | -65 to +150 | °C |
| Lead temperature (soldering, 60sec) | +300 | l °C |

EQUIVALENT CIRCUIT



DC ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = 14V$ unless otherwise specified.


| DADAMETED | TEST COMPLETIONS | | NE542 | | |
|--|--|-----|------------|----------|----------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
| Supply voltage Supply current | V _{CC} = 9 to 18V, R _L = ∞ | 9 | 9 | 24 15 | V mA |
| Input resistance Positive input Negative input | | | 100 200 | | kΩ kΩ |
| Output resistance | Open loop | | 150 | | Ω |

DUAL LOW-NOISE PREAMP

NE542

AC ELECTRICAL CHARACTERISTICS $T_A = 25$ °C, $V_{CC} = 14$ V unless otherwise specified.


| PARAMETER | TEST CONDITIONS | TEST CONDITIONS NE542 | | NE542 | | | LINUT |
|--|---|-----------------------|--------------------------------------|----------------|----------------------|--|-------|
| | | Min | Тур | Max | UNIT | | |
| Voltage gain | Open loop | | 160,000 | | V/V | | |
| Input current Negative input | | | .5 | | <u> </u> | | |
| Output current | Source Sink (linear operation) | 8 2 | .5 14 3 | - , | μA mA | | |
| Output voltage swing | | Vcc -2.5 | | | mA | | |
| Small signal bandwidth Slew rate Power bandwidth | 15V p-p | VCC -2.5 | V _{CC} -2 15 5 100 | | V MHz V/μs | | |
| Maximum input voltage | Linear operation | | 100 | 300 | kHz | | |
| Supply rejection ratio | f = 60, 120Hz | | 100 | 300 | mVrms | | |
| Channel separation | f = 1kHz f = 1kHz | | 110 | | dB dB dB | | |
| Total harmonic distortion Total equivalent input | 75dB gain, f = 1kHz | | .1 | | % | | |
| Noise | RS = 600Ω, 100 - 10,000Hz | 1 1 | .7 | 1,2 | μVrms | | |
| Noise figure | RS = $50 \kappa \Omega$, $10 - 10,000 Hz$ RS = $20 \kappa \Omega$, $10 - 10,000 Hz$ RS = $10 \kappa \Omega$, $10 - 10,000 Hz$ RS = $5 \kappa \Omega$, $10 - 10,000 Hz$ | | 1.2 1.2 1.5 2.4 | ., | dB dB dB dB | | |




FREQUENCY -- Hz

NE542

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



TYPICAL APPLICATIONS



COMPANDOR

DESCRIPTION

The NE570/571 is a versatile low cost dual gain control circuit in which either channel may be used as a dynamic range compressor or expandor. Each channel has a full wave rectifier to detect the average value of the signal; a linerarized, temperature compensated variable gain cell; and an operational amplifier.

The NE570/571 is well suited for use in telephone subscriber and trunk carrier systems, communications systems and hi-fi audio systems.

FEATURES

- Complete compressor and expandor in 1 IC
- Temperature compensated
- Greater than 110dB dynamic range
- Operates down to 6Vdc
- System levels adjustable with external components
- Distortion may be trimmed out

CIRCUIT DESCRIPTION

The NE570/571 compandor building blocks, as shown in the block diagram, are a full wave rectifier, a variable gain cell, an operational amplifier and a bias system. The arrangement of these blocks in the IC result in a circuit which can perform well with few external components, yet can be adapted to many diverse applications.

The full wave rectifier rectifies the input current which flows from the rectifier input, to an internal summing node which is biased at VREF. The rectified current is averaged on an external filter capacitor tied to the CRECT terminal, and the average value of the input current controls the gain of the variable gain cell. The gain will thus be proportional to the average value of the input signal for capacitively coupled voltage inputs as shown in the following equation. Note that for capacitively coupled inputs there is no offset voltage capable of producing a gain error. The only error will come from the bias current of the rectifier (supplied internally) which is less than .1 µA.


$$G \propto \frac{|V_{IN} - V_{REF}| \text{ ave}}{R_1}$$
 or $G \propto \frac{|V_{IN}| \text{ ave}}{R_1}$

The speed with which gain changes to follow changes in input signal levels is determined by the rectifier filter capacitor. A small capacitor will yield rapid response but will not fully filter low frequency signals. Any ripple on the gain control signal will modulate the signal passing through the variable gain cell. In an expandor or com-

APPLICATIONS

- Telephone trunk compandor—570
- Telephone subscriber compandor—571
- High level limiter
 - Low level expandor—noise gate
- Dynamic noise reduction systems
- Voltage controlled amplifier
- Dynamic filters


PIN CONFIGURATION



ABSOLUTE MAXIMIM RATINGS

| PARAMETER Positive supply 570 571 TA Operating temperature range | | RATING | UNIT |
|---|-------------------------------|------------------------------|----------------|
| | | 24 18 | Vdc |
| PD | NE SA Power dissipation | 0 to 70 -40 to +85 400 | °C °C mW |

BLOCK DIAGRAM



pressor application, this would lead to third harmonic distortion, so there is a tradeoff to be made between fast attack and decay times, and distortion. For step changes in amplitude, the change in gain with time is shown by this equation.

The variable gain cell is a current in, current out device with the ratio IOUT/IIN controlled by the rectifier. IIN is the current which flows from the ΔG input to an internal summing node biased at VREF. The following equation applies for capacitively coupled inputs. The output current, IOUT, is fed to the summing node of the op amp.

$$I_{1N} = \frac{V_{1N} - V_{REF}}{R_2} = \frac{V_{1N}}{R_2}$$

A compensation scheme built into the ΔG cell compensates for temperature, and cancels out odd harmonic distortion. The only distortion which remains is even harmonics, and they exist only because of internal offset voltages. The THD trim terminal provides a means for nulling the internal offsets for low distortion operation.

The operational amplifier (which is internally compensated) has the non-inverting input tied to VREF, and the inverting input connected to the ΔG cell output as well as brought out externally. A resistor, R₃, is brought out from the summing node and allows compressor or expandor gain to be determined only by internal components.


COMPANDOR

The output stage is capable of ± 20 mA output current. This allows a ± 13 dBm (3.5V rms) output into a 300 Ω load which, with a series resistor and proper transformer, can result in ± 13 dBm with a ± 600 Ω output impedance.


A band gap reference provides the reference voltage for all summing nodes, a regulated supply voltage for the rectifier and ΔG cell, and a bias current for the ΔG cell. The low tempco of this type of reference provides very stable biasing over a wide temperature range.

The typical performance characteristics illustration shows the basic input-output transfer curve for basic compressor or expandor circuits.

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL TEST CIRCUIT



DC ELECTRICAL CHARACTERISTICS TA = 25°C, VCC = 15V1

| | | T | NE570 | | ı | IE/SA571 | 6 | |
|--|-----------------------------------|-----|---------|----------|------|----------|----------|-------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| V _{CC} Supply voltage | | 6 | | 24 | 6 | ł | 18 | V |
| ICC Supply current | No signal | į | 3.2 | 4.0 | | 3.2 | 4.8 | mA |
| Output current capability | | ±20 | | | | | | mA |
| Output slew rate | ſ | l | ±.5 | | | | 1 | V/us |
| Gain cell distortion ² | Untrimmed | 1 | .3 | 1.0 | | .5 | 2.0 | % |
| | Trimmed | İ | .05 | | | .1 | [[| |
| Resistor tolerance | | 1 | ±5 | ±15 | | | } } | % |
| Internal reference voltage | 1 | 1.7 | 1.8 | 1.9 | 1.65 | 1.8 | 1.95 | V |
| Output dc shift ³ | Untrimmed | | ±20 | ±50 | | ±30 | ±100 | mV |
| Expandor output noise | No signal, 20Hz-20kHz | 1 | 20 | | | İ | } | μV |
| , , , | | 1 | -15 | ' | | | | dBRNC |
| Unity gain level | | -1 | 0 | +1 | -1.5 | 0 | +1.5 | dBm |
| Gain change ² ,4 | -40°C < T < 70°C | 1 | ±.1 |] | | ±.1 |] | dB |
| | 0°C < T < 70°C | | ±.1 | ±.2 | | ±,1 | ±.4 | |
| Reference drift ⁴ | -40°C < T < 70°C | ł | +2, -25 | -10, -40 | | +2, -25 | +20, -50 | mV |
|) | 0°C < T < 70°C | | ±5 | ±10 | | ±5 | ±20 | |
| Resistor drift ⁴ | -40°C < T < 70°C | | +8,-0 | | | | 1 1 | % |
| | 0°C < T < 70°C | 1 | +1,-0 | l l | | 1 | ļļ | |
| Tracking areas 5 innut | Rectifier input, V ₂ = | | | | | | | dB |
| Tracking error 5, input V ₁ = OdBm | +6dBm | | ±.2 | ĺĺ | | 1 | 1 | |
| V1 - Odbin | -10dBm | 1 | +.2 | 2,+.4 | | +.2 | 2,+.5 | |
| | -20d8m | | +.2 | 3,+.6 | | +.2 | 4,+.7 | |
| | -30dBm | Ì | +.2 | 5,+1 | | +.2 | -1,+1.5 | |
| 1 | -40dBm | | +.2,~.4 | | | +.2,4 | | |

NOTES

- 1. Except where indicated, the 571 specifications are identical to the 570
- 2. Measured at OdBm,1kHz
- 3. Expandor ac input change from no signal to OdBm
- 4. Relative to value at TA = 25°C
- 5. Relative to OdBm
- Electrical characteristics for the SA571 only are specified over -40 to +85°C temperature range.

PROGRAMMABLE ANALOG COMPANDOR

NE572

DESCRIPTION

The NE572 is a dual channel, high performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full wave rectifier to detect the average value of input signal; a linearized, temperature compensated variable gain cell (ΔG) and a dynamic time constant buffer. The buffer permits independent control of dynamic attack and recovery time with minimum external components and improved low trequency gain control ripple distortion over previous compandors.

The NE572 is intended for noise reduction in high performance audio systems. It can also be used in a wide range of communication systems and video recording applications.


FEATURES

- Independent control of attack and recovery time.
- Improved low frequency gain control ripple
- Complementary gain compression and expansion with external Op Amp
- Wide dynamic range—greater than 110dB
- Temperature compensated gain control
- · Low distortion gain ceil
- Low noise 6µV typical
- Wide supply voltage range 6V-22V
- System level adjustable with external components.

APPLICATIONS

- Dynamic noise reduction system
- · Voltage control amplifier
- Stereo expandor
- Automatic level control
- High level limiter
- · Low level noise gate
- State variable filter


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | RATING | UNIT |
|-----------------|--|---------|------------|
| V _{CC} | Supply voltage Operating temperature range Power dissipation | 22 | VDC |
| T _A | | 0 to 70 | °C |
| P _D | | 500 | m W |


BLOCK DIAGRAM



ELECTRICAL CHARACTERISTICS

Standard Test Conditions (unless otherwise noted) $V_{CC}=15V$ TA = 25°C Expandor mode (see test circuit) Input signals at unity gain level = 100mV RMS at 1KHz, $V_1=V_2$, $R_2=3.3K$ $R_3=17.3K$

| | PARAMETER | TEST CONDITIONS | Min | Тур | Max | UNIT |
|-----|--|--|-----|-----|-------------|------|
| Vcc | Supply voltage | | 6 | | 22 | VDC |
| lcc | Supply current | No Signal | | | 6 | mA |
| | internal voltage reference | | 2.3 | 2.5 | 2.7 | VDC |
| THD | (untrimmed) | 1kHz C _A = 1.0μF | | .2 | 1.0 | % |
| THD | (trimmed) | 1kHz CR = 10µF | | .05 | [| % |
| THD | (trimmed) | 100Hz | | .25 | | % |
| | No signal output noise | Input to V ₁ and V ₂ grounded (20-20kHz) | | 6 | 25 | uV |
| | DC level shift (untrimmed) | Input change from no signal to 100mV RMS | | ±20 | ±50 | MV |
| | Unity gain level | | -1 | 0 | +1 | dB |
| | Large signal distortion | V ₁ = V ₂ = 400mV | | 0.7 | 3.0 | % |
| | Tracking error measured relative to value at unity gain output | Rectifier input V ₂ = +6dB | | ±.2 | | d₿ |
| | | ~30dB | | ±.5 | -1.5 +.8 | |
| | Channel crosstalk | 200mV RMS into channel A, measured output on channel B | 60 | | | dB |
| | Power supply rejection ratio | 120Hz | | 70 | | dB |



DESCRIPTION

The NE645/646 is a monolithic audio noise reduction circuit designed as a direct replacement device for the NE645B/NE646B in Dolby* B- and C-Type noise reduction systems. The NE645/646 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape, and to improve the noise level in FM broadcast reception. This circuit is available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, California.


NOTE

*T.M. Dolby Laboratories Licensing Corporation.

FEATURES

- Accurate record mode frequency response
- Excellent frequency response tracking with temperature and V_{CC} ± 0.4 dB typical
- Excellent back-to-back dynamic response — D.C. shift less than 20 mV typical
- · improved stability of all op amps
- · High reliability packaging


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|--------------------------------------|-------------|-------------|
| Supply voltage | 24 | V |
| Temperature range | | <u> </u> |
| Operating | 0 to +70 | ¹ °C |
| Storage | -65 to +150 | l °c |
| Lead temperature (soldering, 60 sec) | +300 | ! •c |

BLOCK DIAGRAM



<u>15</u>

DOLBY NOISE REDUCTION CIRCUIT

ELECTRICAL CHARACTERISTICS

 $V_{\rm CC}$ = 12 volts, f = 20 Hz to 20 kHz. All levels referenced to 580 mVrms (0 dB) at Pin 3, $T_{\rm A}$ = +25 °C Unless otherwise noted.


| | |] | NE645 | 1 | | NE646 | | |
|---|--|---------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|----------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Supply Voltage Range | | 8 | | 20 | 8 | | 20 | ٧ |
| Supply Current, I _{CC} | V _{CC} = 12V | | 16 | 24 | | 16 | 24 | mA |
| Voltage gain (Pins 5-3) | f = 1 kHz (Pins 6 and 2 connected) | 24.5 | 26 | 27.5 | 24.5 | 26 | 27.5 | dB |
| Voltage gain (Pins 3-7) | f = 1 kHz, 0 dB at pin 3, noise reduction out | - 0.5 | 0 | + 0.5 | - 0.5 | 0 | + 0.5 | dB |
| Distortion THD, 2nd and 3rd harmonic | f = 20 Hz - 10 kHz, 0dB f = 20 Hz - 10 kHz, + 10 dB | | 0.05 0.15 | 0.1 0.3 | | 0.05 0.2 | 0.2 0.5 | % % |
| Signal handling ¹ (V _{CC} = 12V) | 1% dist at 1 kHz | + 12 | + 15 | | + 12 | + 15 | | dB |
| Signal-to-noise ratio ² | Record mode Playback mode | 67 77 | 72 82 | | 64 74 | 72 82 | } | dB dB |
| Record mode Frequency response (at pin 7) referenced to encode monitor point (pin 3) | f = 1.4kHz 0dB - 20dB - 30dB | - 1 - 16.6 - 23.5 | 0 - 15.6 - 22.5 | + 1 - 14.6 - 21.5 | - 1.5 - 17.1 - 24.0 | 0 - 15.6 - 22.5 | + 1.5 14.1 21.0 | dB dB dB |
| | f = 5kHz 0dB - 20dB - 30dB - 40dB | -0.7 -17.8 -22.8 -30.2 | + 0.3 - 16.8 - 21.8 - 29.7 | + 1.3 - 15.8 - 20.8 - 28.7 | - 1.2 - 18.3 - 23.3 - 30.2 | + 0.3 - 16.8 - 21.8 - 29.7 | + 1.8 - 15.3 - 20.3 - 28.2 | dB dB dB |
| | f = 20kHz 0dB - 20dB - 30dB | - 0.3 - 18.3 - 24.5 | + 0.7 - 17.3 - 23.5 | + 1.7 - 16.3 - 22.5 | - 0.8 - 18.8 - 25.0 | + 0.7 - 17.3 - 23.5 | + 2.2 - 15.8 - 22.0 | dB dB dB |
| Back-to-back frequency response | Using typical record mode frequency response test points | -1 | 0 | +1. | - 1.5 | 0 | + 1.5 | dB |
| Input resistance | Pin 5 Pin 2 | 35 3.1 | 50 4.2 | 65 5.3 | 35 3.1 | 50 4.2 | 65 5.3 | kΩ kΩ |
| Output resistance | Pin 6 Pin 3 Pin 7 | 1.9 | 2.4 80 80 | 3.1 120 120 | 1.9 | 2.4 80 80 | 3.1 120 120 | kΩ Ω Ω |
| Back-to-back frequency response shift Versus temperature Versus supply voltage | 0°-70°C 8-20V | | ± 0.4 ± 0.4 | | | ± 0.4 ± 0.4 | | dB dB |


NOTES


^{1.} See maximum signal handling versus supply voltage characteristics.


^{2.} All noise levels are measured CCIR/ARM weighted using a 10K source with respect to Dolby level. See Dolby Laboratories Buffetin 19.


PERFORMANCE CHARACTERISTICS

















DOLBY NOISE REDUCTION CIRCUIT

APPLICATION INFORMATION

The NE645/646 is a direct replacement for the NE645B/646B. The NE645/646 incorporates improved design techniques to insure excellent performance required in Dolby B and C Type Audio Noise Reduction Systems. Critical component values are unchanged except for C309 on Pin 1 which is now an optional component in specific applications defined by Dolby Laboratories. All circuit parameters are guaranteed at 12V $\rm V_{CC}$.


DOLBY ENCODER Output for constant level input (single tone frequency response)

| | } | | | Input | Level (d) | В) | | | |
|--------------------|------------------|-----|-----|-------|-----------|-----|-----|------|------|
| Frequency (kHz) | (Dolby Level) | -5 | -10 | -15 | -20 | -25 | -30 | ~35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 | | | | | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 | f - | | | | | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 | 1 | | | | | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 | | | | | | | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 | | | | | | | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE

The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerances which licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

TEST CIRCUIT NE645/646




DESCRIPTION

The NE648/649 is an audio noise reduction circuit designed for use in low voltage entertainment systems. The circuit is used to reduce the level of background noise introduced during the recording and playback of audio signals on magnetic tape and improve the noise level in FM broadcast reception. The circuit is intended for use in automotive and portable cassette Dolby*B and C Type noise reduction systems. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

NOTE

*T.M. Dolby Laboratories Licensing Corporation


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|---------------|------|
| Supply voltage | 16 | V |
| Temperature range | | , |
| Operating | - 40 to +85 | •c |
| Storage | - 65 to + 150 | l •c |
| Lead temperature (soldering 60sec) | + 300 | °C |

BLOCK DIAGRAM



LOW VOLTABE DOLBY NOISE REDUCTION CIRCUIT

DC ELECTRICAL CHARACTERISTICS V_{CC}= 9V, f = 20Hz to 20kHz.
All levels referenced to 580mVrms (0dB) at pin 3, T_A = +25 °C unless otherwise noted.

| PARAMETER | TEST CONDITIONS | | NE648 | | | NE649 | | UNIT |
|---|---|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|-------------------------------------|----------------|
| PARAMETER | 1EST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| Supply voltage range ³ | | 6 | 9 | 14 | 6 | 9 | 14 | ٧ |
| Minimum voltage supply for 8dB headroom 10dB headroom | f = 1.4kHz THD < 1% | 6.5 7.5 | | | 6.5 7.5 | | | >> |
| Supply Current, Icc | | | 11 | 18 | | 11 | 18 | mA |
| Supply Current,1 Icc | | | | 20 | | | 20 | mA |
| Voltage gain (pins 5-3) | f = 1kHz (pins 6 and 2 connected) | 24.5 | 26 | 27.5 | 24.5 | 26 | 27.5 | dB |
| Voltage gain (pins 3-7) | f = 1kHz, 0dB at pin 3, noise reduction out | - 0.5 | 0 | + 0.5 | - 0.5 | 0 | + 0.5 | dB |
| Distortion | $f \approx 20$ kHz to 10kHz, 0dB f = 20Hz to 10kHz, + 10dB | | 0.05 0.2 | 0.1 0.3 | | 0.05 0.2 | 0.2 0.5 | % % |
| Signal Handling (See Performance Characteris | stics) | | | | | | | |
| Signal-to-noise ratio ² | Record (pins 6 and 2 connected) | 67 | 72 | | 64 | 72 | | dB |
| | Playback (pins 6 and 2 connected) | 77 | 82 | | 74 | 82 | 82 | dB |
| | f = 1.4kHz 0dB - 20dB - 30dB | - 1 - 16.6 - 23.5 | 0 15.6 22.5 | + 1 - 14.6 - 21.5 | - 1.5 - 17.1 - 24.0 | 0 - 15.6 - 22.5 | + 1.5 - 14.1 - 21.0 | dB dB dB |
| Record mode frequency response (at pin 7) referenced to encode monitor point (pin 3) | f = 5kHz 0dB - 20dB - 30dB - 40dB | - 0.7 - 17.8 - 22.8 - 30.2 | + 0.3 - 16.8 - 21.8 - 29.7 | + 1.3 - 15.8 - 20.8 - 28.7 | - 1.2 - 18.3 - 23.3 - 30.2 | + 0.3 - 16.8 - 21.8 - 29.7 | + 1.8 - 15.3 - 20.3 - 28.2 | dB dB dB |
| | f = 20kHz 0dB - 20dB - 30dB | - 0.3 - 18.3 - 24.5 | + 0.7 - 17.3 - 23.5 | + 1.7 - 16.3 - 22.5 | - 0.8 - 18.8 - 25.0 | + 0.7 - 17.3 - 23.5 | + 2.2 - 15.8 - 22.0 | dB dB dB |
| Back-to-back frequency response | Using typical record mode response | | ± 1.0 | | | ± 1.5 | | dB |
| Input resistance | Pin 5 Pin 2 | 35 3.1 | 50 4.2 | 65 5.3 | 35 3.1 | 50 4.2 | 65 5.3 | kΩ kΩ |
| Output resistance | Pin 6 Pin 3 Pin 7 | 1.9 | 2.4 80 80 | 3.1 120 120 | 1.9 | 2.4 80 80 | 3.1 120 120 | kΩ Ω Ω |
| Record mode frequency response shift | | | | | | | | |
| Versus temperature Versus V _{CC} | 0 to 70°C - 40 to 85°C 6 to 14V | | ± 0.3 ± 0.5 0.2 | | | | | dB dB/V |

NOTES

^{2.} All noise levels are measured CCIR/ARM weighted using a 10K source with respect to Dolby level. See Dolby Laboratories Bulletin 19.


^{3.} The circuit will function as low as $V_{CC} = 4.5V$ (i.e. output signal present). See graphs of I_{CC} and signal handling vs V_{CC} .

LOW VOLTABE DOLBY NOISE REDUCTION CIRCUIT


NE648/49

PERFORMANCE CHARACTERISTICS


(+ 10dB) THD vs FREQUENCY




(0dB) THD vs FREQUENCY



CURRENT vs SUPPLY VOLTAGE



MAXIMUM SIGNAL HANDLING VS SUPPLY VOLTAGE FOR 1% THD (RECORD)




LOW VOLTABE DOLBY NOISE REDUCTION CIRCUIT

DOLBY ENCODER Output for constant level input (single tone frequency response)

| | T | | | Input | Level (d | B) | | | |
|--------------------|------------------|-----|-----|-------|----------|-----|-----|------|------|
| Frequency (kHz) | (Dolby Level) | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 | | | | | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 | 1 | | | | | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 | 1 | | | | | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 | | | | | Γ | | 5.6 | 5.8 | 5.6 |
| 1.0 | 00 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1.2 | | | | | | | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1,1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 NOTE | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE
The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerances which licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

TEST CIRCUIT NE648/49




DESCRIPTION

The NE650 is a monolithic audio noise reduction circuit designed for use in Dolby* B/C Type noise reduction systems. The NE650 is used to reduce the level of background noise introduced during recording and playback of audio signals on magnetic tape. The NE650 features excellent dynamic characteristics over a wide range of operating conditions and is pin compatible with NE645/646. This circuit is available only to licensees of Dolby Laboratories Licensing Corp., San Francisco.

NOTE


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|------------------------------------|---------------|------|
| Supply voltage | 24 | > |
| Temperature range | | |
| Operating | 0 to +70 | °C |
| Storage | ~ 65 to + 150 | •č |
| Lead temperature (soldering 60sec) | + 300 | °C |

BLOCK DIAGRAM




^{*}T.M. Dolby Laboratories Licensing Corporation.


DC ELECTRICAL CHARACTERISTICS V_{CC} = 12V, f = 20Hz to 20kHz.
All levels referenced to 580mVrms (0dB) at pin 3, T_A = +25°C unless otherwise noted.


| DADAMETED | TERT CONDITIONS | | UNIT | | |
|--|---|-------------------------------------|-------------------------------------|-------------------------------------|----------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | וואט |
| Supply voltage range | | 8 | | 20 | V |
| Supply current, I _{CC} | Electronic switching on | | 16 | 24 | mA |
| Voltage gain (pins 5-3) | f = 1kHz (pins 6 and 2 connected) | 25.5 | 26 | 26.5 | dB |
| Voltage gain (pins 3-7) | f = kHz, 0dB at pin 3, noise reduction out | - 0.5 | 0 | + 0.5 | dB |
| Voltage gain (pins 2-3) | f=1kHz | | 13 | | dB |
| Distortion THD; 2nd and 3rd harmonic | f = 20Hz to 10kHz, 0dB f = 20Hz to 10kHz, + 10dB | | 0.05 0.15 | 0.1 0.3 | % % |
| Signal handling | 1% distortion at 1kHz | + 12 | + 15 | | dB |
| Signal-to-noise ratio* | Record mode Playback mode | 68 78 | 72 82 | | dB dB |
| Back-to-back frequency response | Using typical record mode response | | ± 0.5 | | ₫B |
| | f = 1.4kHz 0dB - 20dB - 30dB | - 0.5 - 16.1 - 23.5 | 0 15.6 22.5 | + 0.5 - 15.1 - 21.5 | dB dB dB |
| Record mode frequency response (at pin 7) referenced to encode monitor point (pin 3) | f = 5kHz 0dB - 20dB - 30dB - 40dB | - 0.7 - 17.3 - 22.3 - 30.2 | + 0.3 - 16.8 - 21.8 - 29.7 | + 1.3 - 16.3 - 21.3 - 29.2 | dB dB dB dB |
| | f = 20kHz 0dB - 20dB - 30dB | ~ 0.3 ~ 18.3 ~ 24.5 | + 0.7 - 17.3 - 23.5 | + 1.7 - 16.3 - 22.5 | dB dB dB |
| Input resistance | Pin 5 Pin 2 | 35 3.1 | 50 4.2 | 65 5.3 | kΩ kΩ |
| Output resistance | Pin 6 Pin 3 Pin 7 | 1.9 | 2.4 80 80 | 3.1 120 120 | kΩ Ω Ω |
| Back-to-back frequency response shift Versus T _A Versus V _{CC} | 0°C to -70°C 8 to 20V | | ± 0.4 ± 0.4 | | dB dB |


^{*}All noise levels are measured CCIR/ARM weighted using a 10K source with respect to Dolby level. See Dolby Laboratories Bulletin 19.


PERFORMANCE CHARACTERISTICS
















MAXIMUM SIGNAL HANDLING vs





DOLBY B/C TYPE NOISE REDUCTION CIRCUIT


DOLBY ENCODER Output for constant level input (single tone frequency response)

| | | | | Input | Level (d | B) | | | |
|--------------------|------------------|-----|-----|-------|----------|-----|-----|------|------|
| Frequency (kHz) | (Dolby Level) | -5 | -10 | -15 | -20 | -25 | -30 | -35 | -40 |
| 0.1 | 0 | 0.1 | 0 | 0.1 | 0 | 0 | 0 | 0 | 0 |
| 0.14 | 0 | 0.2 | 0.2 | 0.2 | 0.2 | 0.2 | 0.1 | 0.2 | 0.1 |
| 0.2 | 0 | 0.3 | 0.4 | 0.5 | 0.5 | 0.6 | 0.6 | 0.5 | 0.5 |
| 0.3 | 0 | 0.3 | 0.6 | 1.1 | 1.3 | 1.3 | 1.3 | 1.3 | 1.3 |
| 0.4 | ļ | | | | 2.0 | 2.1 | 2.2 | 2.3 | 2.1 |
| 0.5 | 0 | 0.3 | 0.8 | 1.8 | 2.6 | 2.9 | 2.9 | 3.0 | 2.9 |
| 0.6 | | | | | | 3.6 | 3.7 | 3.8 | 3.7 |
| 0.7 | 0 | 0.4 | 0.9 | 2.1 | 3.5 | 4.3 | 4.4 | 4.5 | 4.4 |
| 0.8 | 1 | | | | | 4.8 | 5.0 | 5.3 | 5.1 |
| 0.9 | | } | | | | | 5.6 | 5.8 | 5.6 |
| 1.0 | 0 | 0.4 | 1.0 | 2.3 | 4.2 | 5.7 | 6.1 | 6.3 | 6.2 |
| 1,2 | | | | | | | 6.9 | 7.1 | 7.1 |
| 1.4 | 0 | 0.3 | 0.9 | 2.3 | 4.4 | 6.6 | 7.5 | 7.7 | 7.7 |
| 2.0 | 0.1 | 0.4 | 0.9 | 2.2 | 4.3 | 7.0 | 8.5 | 8.9 | 8.9 |
| 3.0 | 0.2 | 0.6 | 0.9 | 1.9 | 3.9 | 6.6 | 8.8 | 9.7 | 9.7 |
| 5.0 | 0.3 | 0.6 | 1.0 | 1.7 | 3.2 | 5.4 | 8.2 | 10.0 | 10.3 |
| 7.0 | 0.3 | 0.6 | 1.0 | 1.7 | 2.8 | 4.7 | 7.3 | 9.7 | 10.4 |
| 10.0 | 0.4 | 0.7 | 1.1 | 1.7 | 2.6 | 4.2 | 6.5 | 9.1 | 10.4 |
| 14.0 | 0.5 | 0.8 | 1.1 | 1.8 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |
| 20.0 | 0.7 | 0.7 | 1.2 | 1.9 | 2.7 | 4.4 | 6.5 | 8.7 | 10.3 |

NOTE

The figures given in this table are the average response of many of Dolby Laboratories' professional encoders, and are not intended to be taken as required consumer equipment performance characteristics. Thus, no inference should be drawn on the tolerances which licensees must retain in consumer equipment. The figures can, however, be used to plot typical characteristics.

TEST CIRCUIT NE650



Section 16 Phase Locked Loops

| | • | |
|--|---|--|
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |
| | | |

INDEX

| Section 16 - Phase Locked | i Loops | |
|---------------------------|----------------------------------|------|
| Index | | 16.1 |
| Symbols and Definitions | | 40.0 |
| Product Data | | 10-3 |
| NE/SE564 | Dhoo Lorlad Lan | 16-5 |
| NE/SE565 | Phase Locked Loop | 16-5 |
| | Phase Locked Loop | 6.12 |
| NE/SE566 | Function Generator | 0 12 |
| NE/SE567 | Tana Davida (Dh. | 6-17 |
| 1120201 | Tone Decoder/Phase Locked Loop 1 | 6-20 |



PHASE-LOCKED LOOPS—SYMBOLS AND DEFINITIONS

TA

Ambient temperature range. Range of the surrounding environment of the operating device.

TJ

Junction Temperature. The maximum temperature of the device. 150°C is standard for silicon devices.

TSTO

Storage temperature range. Temperature range that the device can be stored in a non-operating condition.

TSOLD

Soldering Temperature. The temperature which can be applied to the lead frame of the device for short periods of time (normally specified for a duration of 10 sec).

Truth Tables

0 is logic level low

1 is logic level high

X - don't care condition - has no effect under circuit conditions listed.

Absolute Maximum Rating

Operating safe zones exceeding these limits could cause permanent damage to the device and are not meant to imply that devices can operate at these limits.

Power Dissipation

The power that the device can safety handle at 25°C. The dissipation must be derated as indicated for the individual package type.

Package Type Designation

See full package designations in Appendix.

VCC (-VCC)

Supply Voltage. The range of power supply voltage over which the device will operate safely.

FREE-RUNNING FREQUENCY (f_0 ', ω_0 ').

Also called the *center frequency*, this is the frequency at which the loop VCO operates when not locked to an input signal. The "prime" superscripts are used to distinguish the free-running frequency from f_0' and ω_0' which are used for the general oscillator frequency. (Many references use f_0' and ω_0' for both the free-running and general oscillator frequency and leave the proper choice for the reader to infer from the context). The appropriate units for f_0' and ω_0' are Hz and radians per second respectively.

LOCK RANGE (2f_L, 2ω_L).

The range of frequencies over which the loop will remain in lock. Normally the lock range is centered at the free-running frequency unless there is some nonlinearity in the system which limits the frequency deviation on one side of t_0 . The deviations from t_0 are referred to as the *Tracking Range* or *Hold-in Range*. (See figure 1.6). The tracking range is therefore one-half of the lock range.

CAPTURE RANGE (21°, $2\omega_{\rm C}$)."

Although the loop will remain in lock throughout its lock range, it may not be able to acquire lock at the tracking range extremes because of the selectivity afforded by the low-pass filter. The cap-

ture range also is centered at f_0 ' with the equal deviations called the Lock-in or Pull-in Ranges. The capture range can never exceed the lock range.

LOCK-UP TIME (t₁)."

The transient time required for a free-running loop to lock. This time depends principally upon the bandwidth selectivity designed into the loop with the low-pass filter. The lock-up time is inversely proportional to the selectivity bandwidth. Also, lock-up time exhibits a statistical spreading due to random initial phase relationships between the input and oscillator phases.

PHASE COMPARATOR CONVERSION GAIN (Kd).

The conversion constant relating the phase comparators output voltage to the phase difference between input and VCO signals when the loop is locked. At low input signal levels, K_d is also a function of signal amplitude. K_d has units of volt3 per radian (V/rad).

VCO CONVERSION GAIN (Ko).

The conversion constant relating the oscillators frequency shift from f_0' to the applied input voltage. K_0 has units of radians per second per volt (rad/sec/volt). K_0 is a linear function of ω_0' and must be obtained using a formula or graph provided or experimentally measured at the desired ω_0 .

LOOP GAIN (Ky).

The product of K_d , K_o , and the low-pass filters gain at dc. K_d is evaluated at the appropriate input signal level and K_o at the appropriate ω_o . K_v has units of (sec) $^{-1}$.

CLOSED LOOP GAIN (CLG).

The output signal frequency and phase can be determined from a product of the CLG and the input signal where the CLG is given by

$$CLG = \frac{K_v}{1 + K_v}$$
 (Equation 1.4)

NATURAL FREQUENCY (ωη).

The characteristic frequency of the loop, determined mathematically by the final pole positions in the complex plane or determined experimentally as the modulation frequency for which an underdamped loop gives the maximum frequency deviation from $f_0{}^\prime$ and at which the phase error swing is the greatest.

DAMPING FACTOR (().

The standard damping constant of a second order feedback system. For the PLL, ζ refers to the ability of the loop to respond quickly to an input frequency step without excessive overshoot.

LOOP NOISE BANDWIDTH (B).

A loop property relating $\omega_{\rm n}$ and τ which describes the effective bandwidth of the received signal. Noise and signal components outside this bandwidth are greatly attenuated.

- Also called Synchronization Range
- * Also called Acquisition Range.
- ***Also called Acquisition Time.

NOTE

Refer to Section 10 of the 1979 Analog Applications Manual for an in-depth explanation of Phase Locked Loops and their applications.

DESCRIPTION

The NE564 is a versatile, high guaranteed frequency Phase Locked Loop designed for operation up to 50MHz. As shown in the block diagram, the NE564 consists of a VCO, limiter, phase comparator, and post detection processor.


APPLICATIONS

- · High speed modems
- FSK receivers and transmitters
- Frequency synthesizers
- Signal generators
- Various satcom/TV systems

FEATURES

- Operation with single 5V supply
- TTL compatible inputs and outputs
- Guaranteed operation to 50MHz
 External loop gain control
- Reduced carrier feedthrough
- No elaborate filtering needed in FSK applications
- · Can be used as a modulator
- Variable loop gain (Externally Controlled)

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

| | PARAMETER | | RATING | UNIT |
|------------------|-----------------------|----|-------------|------|
| ٧+ | Supply voltage | | | |
| | Pin 1 | | 14 | |
| | Pin 10 | | 6 | |
| P_{D} | Power dissipation | | 400 | mW |
| TA | Operating temperature | NE | 0 to 70 | °C |
| | Operating temperature | SE | -55 to +125 | _ |
| t _{stg} | Storage temperature | | -65 to 150 | °C |

FUNCTIONAL DESCRIPTION

The NE564 is a monolithic phase locked loop with a post detection processor. The use of Schottky clamped transistors and optimized device geometries extends the frequency of operation to greater than 50MHz. In addition to the classical PLL applications, the NE564 can be used as a modulator with a controllable frequency deviation.

The output voltage of the PLL can be written as shown in the following equation:


$$v_O = \frac{(f_{in} - f_o)}{K_{VCO}}$$
 Equation 1

 K_{VCO} = conversion gain of the VCO (see figure 7) f_{in} = frequency of the input signal f_{o} = free running frequency of the VCO

The process of recovering FSK signals involves the conversion of the PLL output into logic compatible signals. For high data rates, a considerable amount of carrier will be present at the output of the PLL due to the wideband nature of the loop filter. To avoid the use of complicated filters, a comparator with hysterisis or Schmitt trigger is required. With the conversion gain of the VCO fixed, the output voltage as given by Equation 1 varies according to the frequency deviation of fin from fo. Since this differs from system to system, it is necessary that the hysterisis of the Schmitt trigger be capable of being changed, so that it can be optimized for a particular system. This is accomplished in the 564 by varying the voltage at pin 15 which results in a change of the hysterisis of the Schmitt trigger.

For FSK signals, an important factor to be considered is the drift in the free running frequency of the VCO itself. If this changes due to temperature, according to Equation 1 it will lead to a change in the do levels of the

BLOCK DIAGRAM



Signetics

ELECTRICAL CHARACTERISTICS $V_{CC} = 5V$, $T_A = 25$ °C, $f_o = 5$ MHz, $I_B = 400 \mu A$ unless otherwise specified

| | | EST CONDITIONS SE564 NE584 | | | UNIT | | | |
|--|---|----------------------------|-----------------|------------------|----------------|-----------------|------------------|----------------------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| VCO frequency | C ₁ = 6pF | 50 | 65 | | 45 | 60 | | MHz |
| Lock range | Input ≥ 200mVrms T _A = 25°C = 125°C = -55°C | 40 20 70 | 70 30 90 | | 40 | 70 | | % of fo |
| | = 0°C = 70°C | | | | 50 25 | 70 40 | | 1 |
| Capture range | Input \geq 200mVrms, $R_2 = R_3 = 27\Omega$ | 20 | 30 | | 20 | 30 | | % of fo |
| VCO frequency drift with temperature | f _o = 5MHz, T _A = -55°C to 125°C = 0°C to 70°C f _o = 500KHz, T _A = -55°C to 125°C | | 400 250 | 1000 | | 400 | 1250 | PPM/°C |
| | = 0°C to 70°C | | <u> </u> | <u> </u> | | 400 | 850 | 1 |
| VCO free running frequency | $f_0 = \frac{1}{25R_CC_1}$, $C_1 = 80pF$ $R_C = 100\Omega$ "Internal" | 4 | 5 | 6 | 3.5 | 5 | 7 | MHz |
| VCO frequency change with supply voltage | V _{CC} = 4.5V to 5.5V | | 3 | 8 | | 3 | 8 | % of fo |
| Demodulated output voltage | Modulation frequency: 1KHz f _o = 5MHz, input deviation: 2%T = 25°C 1%T = 25°C = 0°C = -55°C = 70°C | 18 8 6 | 24 14 10 | | 18 8 9.0 | 24 14 13 | | mVrms mVrms mVrms mVrms |
| | = 125°C | 12 | 16 | 1 | 11.0 | ' | | mVrms |
| Distortion Signal to noise ratio AM rejection | Deviation: 1% to 8% Std. condition, 1% to 10% dev. Std. condition, 30% AM | | 1 40 35 | | | 1 40 35 | | % dB dB |
| Demodulated Output at operating voltage | Modulation frequency: 1KHz $f_0 = 5MHz$, input deviation: 1% $V_{CC} = 4.5V$ $V_{CC} = 5.5V$ | 7 8 | 12 14 | | 7 8 | 12 14 | | mVrms mVrms |
| Supply current | $V_{CC} = 5V I_1, I_{10}$ | | 45 | 60 | | 45 | 60 | mA |
| Output "1" output leakage current "0" output voltage | V _{OUT} ≈ 5V, Pin 16, 9 I _{OUT} = 2mA, Pin 16, 9 I _{OUT} = 6mA, Pin 16, 9 | | 1 0.3 0.4 | 20 0.6 0.8 | | 1 0.3 0.4 | 20 0.6 0.8 | μΑ V V |

PLL output, and consequently to errors in the digital output signal. This is especially true for narrow band signals where the deviation in fin itself may be less than the change in fo due to temperature. This effect can be eliminated if the dc or average value of the signal is retrieved and used as the reference to the comparator. In this manner, variations in the dc levels of the PLL output do not affect the FSK output.

VCO Section

Due to its inherent high frequency performance, an emitter coupled oscillator is used in the VCO. In the circuit, shown in the equivalent schematic, transistors Q_{21} and Q_{23} with current sources $Q_{25}-Q_{26}$ form the basic oscillator. The free running frequency of the oscillator is shown in the following equation:

$$t_0 = \frac{1}{16R_{\circ}C_{\circ}}$$
 Equation 2

 $R_c = R_{19} = R_{20} = 100\Omega$ (INTERNAL) $C_1 = \text{external frequency setting capacitor}$

Variation of $V_{\rm d}$ (phase detector output voltage) changes the frequency of the oscillator. As indicated by Equation 2, the frequency of the oscillator has a negative temperature coefficient due to the positive temperature coefficient of the monolithic resistor. To compensate for this, a current $I_{\rm R}$ with negative temperature coefficient is introduced to achieve a low frequency drift with temperature.

Phase Comparator Section

The phase comparator consists of a double balanced modulator with a limiter amplifier to improve AM rejection. Schottky clamped

vertical PNPs are used to obtain TTL level inputs. The loop gain can be varied by changing the current in Q₄ and Q₁₅ which effectively changes the gain of the differential amplifiers. This can be accomplished by introducing a current at pin 2.

Post Detection Processor Section

The post detection processor consists of a unity gain transconductance amplifier and comparator. The amplifier can be used as a dc retriever for demodulation of FSK signals, and as a post detection filter for linear FM demodulation. The comparator has adjustable hysterisis so that phase jitter in the output signal can be eliminated.

As shown in the equivalent schematic, the dc retriever is formed by the transductance

NE/SE564

amplifier Q₄₂-Q₄₃ together with an external capacitor which is connected at the amplifier output (pin 14). This forms an integrator whose output voltage is shown in the following equation:

$$V_0 = \frac{g_m}{C_2} V_{in} dt$$
 Equation 3

= transconductance of the amplifier = capacitor at the output (pin 14) = signal voltage at amplifier input

With proper selection of C2, the integrator time constant can be varied so that the output voltage is the dc or average value of the input signal for use in FSK, or as a post detection filter in linear demodulation.

The comparator with hysterisis is made up of Q49-Q50 with positive feedback being provided by Q47-Q48. The hysterisis is varied by changing the current in Q52 with a resulting variation in the loop gain of the comparator. This method of hysterisis control, which is a dc control, provides symmetric variation around the nominal value.

Design Formula

The free running frequency of the VCO is shown by the following equation:

$$f_0 = \frac{1}{16R_0C_1}$$
 in Hz Equation 4

 $R_C = 100\Omega$ $C_1 = \text{external cap in farads}$

The loop filter diagram shown is explained by the following equation:

$$F(s) = \frac{1}{1 + sRC_3}$$
 Equation 5

$$R = R_{12} = R_{13} = 1.3k\Omega$$
 (INTERNAL)

By adding capacitors to pins 4 and 5, two poles are added to the loop transfer function

at
$$\omega = \frac{1}{RC_3}$$
.


FM DEMODULATOR

The NE564 can be used as an FM demodulator. The connections for operation at 5V and 12V are shown in figures 2 and 3 respectively. The input signal is ac coupled with the output signal being extracted at pin 14. Loop filtering is provided by the capacitors at pins 4 and 5 with additional filtering being provided by the capacitor at pin 14. Since the conversion gain of the VCO is not very high, to obtain sufficient demodulated output signal the frequency deviation in the input signal should be fairly high (1% or higher).

MODULATION TECHNIQUES

The NE564 phase locked loop can be modulated at either the loop filter ports (pins 4 and 5) or the input port (pin 6) as shown in figure 4. The approximate modulation frequency can be determined from the frequency conversion gain curve shown in figure 5. This curve will be appropriate for signals injected into pins 4 and 5 as shown in figure 4.

EQUIVALENT SCHEMATIC




FSK Demodulation


The 564 PLL is particularly attractive for FSK demodulation since it contains an internal voltage comparator and VCO which have TTL compatible inputs and outputs, and it can operate from a single 5 volt power supply. Demodulated dc voltages associated with the mark and space frequencies are recovered with a single external capacitor in a dc retriever without utilizing extensive filtering networks. An internal comparator. acting as a Schmitt trigger with an adjustable hysteresis, shapes the demodulated voltages into compatible TTL output levels. The high frequency design of the 564 enables it to demodulate FSK at high data rates in excess of 1.0M baud.

Figure 6 shows a high-frequency FSK decoder designed for input frequency deviations of \pm 1.0MHz centered around a freerunning frequency of 10.8MHz. The value of the timing capacitance required was estimated from figure 8 to be approximately 40pF. A trimmer capacitor was added to fine tune f_0' to 10.8MHz.


Figure 9 indicates that the \pm 1.0MHz frequency deviations will be within the lock range for input signal levels greater than approximately 50mV with zero pin 2 bias current. While strictly this figure is appropriate only for 5MHz, it can be used as a guide for lock range estimates at other f_0' frequencies.


The hysteresis was adjusted experimentally via the $10k\Omega$ potentiometer and $2k\Omega$ bias arrangement to give the waveshape shown in figure 7 for 20K, 500K, 2M baud rates with square wave FSK modulation. Note the magnitude and phase relationships of the phase comparators output voltages with respect to each other and to the FSK output. The high frequency sum components of the input and VCO frequency also are visible as noise on the phase comparators outputs.







NE/SE564












PHASE COMPARATOR (PINS 4 AND 5) AND FSK (PIN 16) OUTPUTS FOR DATA RATES OF



TYPICAL PERFORMANCE CHARACTERISTICS



NE/SE564



NE/SE565

DESCRIPTION

The SE/NE565 Phase-Locked Loop (PLL) is a self-contained, adaptable filter and demodulator for the frequency range from 0.001Hz to 500kHz. The circuit comprises a voltage-controlled oscillator of exceptional stability and linearity, a phase comparator, an amplifier and a low-pass filter as shown in the block diagram. The center frequency of the PLL is determined by the free-running frequency of the VCO; this frequency can be adjusted externally with a resistor or a capacitor. The low-pass filter, which determines the capture characteristics of the loop, is formed by an internal resistor and an external capacitor.


FEATURES


- Highly stable center frequency (200ppm/°C typ.)
- Wide operating voltage range (±6 to ±12 volts)
- Highly linear demodulated output (0.2% typ.)
- Center frequency programming by means of a resistor or capacitor, voltage or current
- TTL and DTL compatible square-wave output; loop can be opened to insert digital frequency divider
- . Highly linear triangle wave output
- Reference output for connection of comparator in frequency discriminator
- Bandwidth adjustable from < ±1% to > ±60%
- Frequency adjustable over 10 to 1 range with same capacitor

APPLICATIONS

- · Frequency shift keying
- Modems
- Telemetry receivers
- Tone decoders
- SCA receivers
- Wideband FM discriminators
- Data synchronizers
- Tracking filters
- Signal restoration
- Frequency multiplication & division

PIN CONFIGURATIONS







ABSOLUTE MAXIMUM RATINGS TA = 25°C unless otherwise specified.

| PARAMETER | RATING | UNIT |
|-----------------------------|-------------|------|
| Maximum operating voltage | 26 | ν |
| Input voltage | 3 | Vp-p |
| Storage temperature | -65 to +150 | °C |
| Operating temperature range | l | |
| NE565 | 0 to +70 | °C |
| SE565 | -55 to +125 | °C |
| Power dissipation | 300 | mW |

BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



NE/SE565

ELECTRICAL CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{CC} = \pm 6V$ unless otherwise specified.

| PARAMETER | TEST CONDITIONS | | SE565 NE565 UNIT | | | | | |
|---|--|------------|------------------------|------------|----------|------------------------|------|--------------------------|
| | - TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNIT |
| SUPPLY REQUIREMENTS Supply voltage Supply current | | 12 | 8 | ±12 | ±6 | 8 | ±12 | V mA |
| INPUT CHARACTERISTICS Input impedance1 Input level required for tracking VCO CHARACTERISTICS | f _o = 50kHz, ±10% frequency deviation | 7 10 | 10 | | 5 10 | 10 | | kΩ mVrm |
| Center frequency Maximum value Distribution2 | C_1 = 300pF Distribution taken about f_0 = 50kHz, R_1 = 5.0k Ω , C_1 = 1200pF | 300 -10 | 500 0 | +10 | -30 | 500 | +30 | kHz % |
| Drift with temperature Drift with supply voltage | $f_0 = 50$ kHz $f_0 = 50$ kHz, $V_{CC} = \pm 6$ to ± 7 volts | | 200 0.1 | 1.0 | | 300 0.2 | 1.5 | ppm/°(|
| Triangle wave Output voltage level Amplitude Linearity | | 1.9 | 0 2.4 0.2 | 3 | 1.9 | 0 2.4 0.5 | 3 | V Vp-p % |
| Square wave Logical "1" output voltage Logical "0" output voltage | f _o = 50kHz f _o = 50kHz | +4.9 | +5.2 -0.2 | +0.2 | +4.9 | +5.2 | +0.2 | V |
| Duty cycle | f ₀ = 50kHz | 45 | 50 | 55 | 40 | 50 | 60 | % |
| Rise time Fall time | | | 20 50 | 100 200 | | 20 50 | | ns ns |
| Output current (sink) Output current (source) | | 0.6 5 | 1 | | 0.6 5 | 1 10 | | mA mA |
| DEMODULATED OUTPUT CHARACTERISTICS Output voltage level | Measured at pin 7 | 4.25 | 4.5 | 4.75 | 4.0 | 4.5 | 5.0 | v |
| Maximum voltage swing ³ Output voltage swing Total harmonic distortion Output impedance ⁴ | ±10% frequency deviation | 250 | 2 300 0.2 3.6 | 0.75 | 200 | 2 300 0.4 3.6 | 1.5 | Vp-p mVp-p % kΩ |
| Offset voltage (V6-V7) Offset voltage vs temperature (drift) | | | 30 50 | 100 | | 50 100 | 200 | mV μV/°C |
| AM rejection | j | 30 | 40 | Í | | 40 | Í | dB |




^{1.} Both input terminals (pins 2 and 3) must receive identical dc bias. This bias may range from 0 volts to -4 volts.

The external resistance for frequency adjustment (R1) must have a value between $2k\Omega$ and $20k\Omega$.

Output voltage swings negative as input frequency increases.
 Output not buffered.

TYPICAL PERFORMANCE CHARACTERISTICS



DESIGN FORMULAS (See Figure 1)

Free-running frequency of VCO: $f_0 \simeq \frac{1.2}{4R_1C_1} \ln Hz$

Lock-range:
$$f_L = \pm \frac{8f_0}{V_{CC}}$$
 in Hz

Capture-range:
$$f_C \approx \pm \frac{1}{2\pi} \sqrt{\frac{2\pi f_L}{\tau}}$$

where $\tau = (3.6 \times 10^3) \times C_2$

TYPICAL APPLICATIONS FM Demodulation

The 565 Phase Locked Loop is a general purpose circuit designed for highly linear FM demodulation. During lock, the average dc level of the phase comparator output signal is directly proportional to the frequency of the input signal. As the input frequency shifts, it is this output signal which causes the VCO to shift its frequency to match that of the input. Consequently, the linearity of the phase comparator output with frequency is determined by the voltage-to-frequency transfer function of the VCO.


Because of its unique and highly linear VCO, the 565 PLL can lock to and track an input signal over a very wide bandwidth (typically ±60%) with very high linearity (typically, within 0.5%).

A typical connection diagram is shown in Figure 1. The VCO free-running frequency is given approximately by

1.2 $f_0 = \frac{1}{4R_1C_1}$ and should be adjusted to be at the center of the input signal frequency range. C1 can be any value, but R1 should be within the range of 2000 to 20,000 ohms with an optimum value on the order of 4000 ohms. The source can be direct coupled if the dc resistances seen from pins 2 and 3 are equal and there is no dc voltage difference between the pins. A short between pins 4 and 5 connects the VCO to the phase comparator. Pin 6 provides a dc reference voltage that is close to the dc potential of the demodulated output (pin 7). Thus, if a resistance is connected between pins 6 and 7, the gain of the output stage can be reduced with little change in the dc voltage level at the output. This allows the lock range to be decreased with little change in the freerunning frequency. In this manner the lock range can be decreased from $\pm 60\%$ of f₀ to approximately $\pm 20\%$ of f₀ (at ± 6 V).

A small capacitor (typically $0.001\mu F$) should be connected between pins 7 and 8 to eliminate possible oscillation in the control current source.

A single-pole loop filter is formed by the capacitor C2, connected between pin 7 and the positive supply, and an internal resistance of approximately 3600 ohms.



Frequency Shift Keying (FSK)

FSK refers to data transmission by means of a carrier which is shifted between two preset frequencies. This frequency shift is usually accomplished by driving a VCO with the binary data signal so that the two resulting frequencies correspond to the "0" and "1" states (commonly called space and mark) of the binary data signal.

A simple scheme using the 565 to receive FSK signals of 1070Hz and 1270Hz is shown in Figure 2. As the signal appears at the input, the loop locks to the input frequency and tracks it between the two frequencies with a corresponding dc shift at the output.

The loop filter capacitor C2 is chosen smaller than usual to eliminate overshoot on the output pulse, and a three-stage RC ladder filter is used to remove the carrier component from the output. The band edge of the ladder filter is chosen to be approximately half way between the maximum keying rate (in this case 300 baud or 150Hz) and twice the input frequency (approximately 2200Hz). The output signal can now be made logic compatible by connecting a voltage comparator between the output and pin 6 of the loop. The free-running frequency is adjusted with R1 so as to result in a slightly-positive voltage at the output with fin = 1070Hz.


The input connection is typical for cases where a dc voltage is present at the source and therefore a direct connection is not desirable. Both input terminals are returned to ground with identical resistors (in this case, the values are chosen to effect a 600-ohm input impedance).


Frequency Multiplication


There are two methods by which frequency multiplication can be achieved using the 565:

 Locking to a harmonic of the input signal.
 Inclusion of a digital frequency divider or counter in the loop between the VCO and phase comparator.

The first method is the simplest, and can be achieved by setting the free-running frequency of the VCO to a multiple of the input frequency. A limitation of this scheme is that the lock range decreases as successively higher and weaker harmonics are used for locking. If the input frequency is to be constant with little tracking required, the loop can generally be locked to any one of the first 5 harmonics. For higher orders of multiplication, or for cases where a large lock range is desired, the second scheme is more desirable. An example of this might be







a case where the input signal varies over a wide frequency range and a large multiple of the input frequency is required.

A block diagram of the second scheme is shown in Figure 3. Here the loop is broken between the VCO and the phase comparator, and a frequency divider is inserted. The fundamental of the divided VCO frequency is locked to the input frequency in this case, so that the VCO is actually running at a multiple of the input frequency. The amount of multiplication is determined by the frequency divider. A typical connection scheme is shown in Figure 4. To set up the circuit, the frequency limits of the input signal must be determined. The freerunning frequency of the VCO is then adjusted by means of R1 and C1 (as discussed under FM demodulation) so that the output frequency of the divider is midway between the input frequency limits. The filter capacitor, C2, should be large enough to eliminate variations in the demodulated output voltage (at pin 7), in order to stabilize the VCO frequency. The output can now be taken as the VCO squarewave output, and its fundamental will be the desired multiple of the input frequency (fin) as long as the loop is in

SCA (Background Music) Decoder

Some FM stations are authorized by the FCC to broadcast uninterrupted background music for commerical use. To do this a frequency modulated subcarrier of 67kHz is used. The frequency is chosen so

as not to interfere with the normal stereo or monaural program; in addition, the level of the subcarrier is only 10% of the amplitude of the combined signal.


The SCA signal can be filtered out and demodulated with the NE565 Phase Locked Loop without the use of any resonant circuits. A connection diagram is shown in Figure 5. This circuit also serves as an example of operation from a single power supply.

A resistive voltage divider is used to establish a bias voltage for the input (pins 2 and 3). The demodulated (multiplex) FM signal is fed to the input through a two-stage highpass filter, both to effect capacitive coupling and to attenuate the strong signal of the regular channel. A total signal amplitude, between 80mV and 300mV, is required at the input. Its source should have an impedance of less than 10,000 ohms.

The Phase Locked Loop is tuned to 67kHz with a 5000 ohm potentiometer; only approximate tuning is required, since the loop will seek the signal.

The demodulated output (pin 7) passes through a three-stage low-pass filter to provide de-emphasis and attenuate the high-frequency noise which often accompanies SCA transmission. Note that no capacitor is provided directly at pin 7; thus, the circuit is operating as a first-order loop. The demodulated output signal is in the order of 50mV and the frequency response extends to 7kHz.

NE/SE565



DESCRIPTION

The NE/SE 566 Function Generator is a voltage controlled oscillator of exceptional linearity with buffered square wave and triangle wave outputs. The frequency of oscillation is determined by an external resistor and capacitor and the voltage applied to the control terminal. The oscillator can be programmed over a ten to one frequency range by proper selection of an external resistance and modulated over a ten to one range by the control voltage, with exceptional linearity.

FEATURES

- Wide range of operating voltage (up to 24 volts)
- · High linearity of modulation
- Highly stable center frequency (200 ppm/°C typical)
- Highly linear triangle wave output
- Frequency programming by means of a resistor or capacitor, voltage or current
- Frequency adjustable over 10 to 1 range with same capacitor


APPLICATIONS

- Tone generators
- Frequency shift keying
- FM modulators
- Clock generators
- Signal generators
- Function generators


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|-----------------------------|-------------|------|
| Maximum operating voltage | 26 | V |
| Input voltage | 3 | VP-P |
| Storage temperature | -65 to +150 | l °C |
| Operating temperature range | | 1 |
| NE566 | 0 to +70 | l °c |
| SE566 | -55 to +125 | \ °C |
| Power dissipation | 300 | mW |


BLOCK DIAGRAM



EQUIVALENT SCHEMATIC



PIN CONFIGURATIONS




FUNCTION GENERATOR

ELECTRICAL CHARACTERISTICS T_A = 25°C; V_{CC} = 12V unless otherwise specified.

| PARAMETER | | SE566 | | | NE566 | | UNIT |
|--|---------|------------------|------------|---------|------------------|------------|----------------|
| PARAMETER | Min | Тур | Max | Min | Тур | Max | UNIT |
| GENERAL Operating temperature range | -55 | | 125 | 0 | | 70 | °¢ |
| Operating supply voltage Operating supply current | | 7 | 24 12.5 | | 7 | 24 12.5 | V mA |
| VCO ¹ Maximum operating frequency Frequency drift with temperature | | 1 200 | | | 1 300 | | MHz ppm/°C |
| Frequency drift with supply voltage Control terminal input impedance2 FM distortion (±10% deviation) | | 1 1 0.2 | 0.75 | | 2 1 0.4 | 1.5 | %/V MΩ % |
| Maximum sweep rate Sweep range | | 1 10:1 | | | 1 10:1 | | MHz |
| OUTPUT Triangle wave output Impedance Voltage Linearity | 1.9 | 50 2.4 0.2 | | 1.9 | 50 2.4 0.5 | | Ω Vpp % |
| Square wave input in finedance Voltage Duty Cycle | 5 45 | 50 5.4 50 | 55 | 5 40 | 50 5.4 50 | 60 | Ω Vpp % |
| Rise time Fall Time | | 20 50 | | | 20 50 | | ns ns |

NOTES


TYPICAL PERFORMANCE CHARACTERISTICS




^{1.} The external resistance for frequency adjustment (R₁) must have a value between $2k\Omega$ and $20K\Omega$

^{2.} The bias voltage (V_c) applied to the control terminal (pin 5) should be in the range $3/4V^* \le V_c \le V^*$.


TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



FREQUENCY AS A FUNCTION OF CAPACITANCE (C1)



VCO OUTPUT WAVEFORMS



OPERATING INSTRUCTIONS

The SE/NE 566 Function Generator is a general purpose voltage controlled oscillator designed for highly linear frequency modulation. The circuit provides simultaneous square wave and triangle wave outputs at frequencies up to 1MHz. A typical connection diagram is shown in Figure 1. The control terminal (pin 5) must be biased externally with a voltage (Vc) in the range

$$3/4 \text{ V}^{+} \leq \text{V}_{\text{C}} \leq \text{V}^{+}$$

where V_{CC} is the total supply voltage. In Figure 1, the control voltage is set by the voltage divider formed with R_2 and R_3 . The modulating signal is then ac coupled with

the capacitor C₂. The modulating signal can be direct coupled as well, if the appropriate dc bias voltage is applied to the control terminal. The frequency is given approximately by

$$f_O \simeq \frac{2[(V^+) - (V_C)]}{B_1C_1V^+}$$


and R_1 should be in the range $2k\Omega \le R_1 \le 20k\Omega$.


A small capacitor (typically $0.001\mu f$) should be connected between pins 5 and 6 to eliminate possible oscillation in the control current source.

rent source.

If the VCO is to be used to drive standard

logic circuitry, it may be desirable to use a dual supply of ± 5 volts as shown in Figure 2. In this case the square wave output has the proper dc levels for logic circuitry. RTL can be driven directly from pin 3. For DTL or T2L gates, which require a current sink of more than 1mA, it is usually necessary to connect a $5 \mathrm{k}\Omega$ resistor between pin 3 and negative supply. This increases the current sinking capability to 2mA. The third type of interface shown uses a saturated transistor between the 566 and the logic circuitry. This scheme is used primarily for T2L circuitry which requires a fast fall time (<50ns) and a large current sinking capability.





DESCRIPTION

The SE/NE567 tone and frequency decoder is a highly stable phase-locked loop with synchronous AM lock detection and power output circuitry. Its primary function is to drive a load whenever a sustained frequency within its detection band is present at the self-biased input. The bandwidth center frequency, and output delay are independently determined by means of four external components.

FEATURES

- Wide frequency range (.01Hz to 500kHz)
- High stability of center frequency
- Independently controllable bandwidth (up to 14 percent)
- · High out-band signal and noise rejection
- Logic-compatible output with 100mA current sinking capability
- . Inherent immunity to false signals
- Frequency adjustment over a 20 to 1 range with an external resistor
- Military processing available


APPLICATIONS

- Touch Tone® decoding
- Carrier current remote controls
- Ultrasonic controls (remote TV, etc.)
- Communications paging
- · Frequency monitoring and control
- Wireless intercom
- Precision oscillator


ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
|---|-------------|------|
| Operating temperature | | |
| NE567 | 0 to +70 | °C |
| SE567 | -55 to +125 | °C |
| Operating voltage | 10 | ٧ |
| Positive voltage at input | 0.5 + Vs | V |
| Negative voltage at input | -10 | Vdc |
| Output voltage (collector of output transistor) | 15 | Vdc |
| Storage temperature | -65 to +150 | °C |
| Power dissipation | 300 | mW |

PIN CONFIGURATIONS




BLOCK DIAGRAM



NE/SE567

EQUIVALENT SCHEMATIC




DC ELECTRICAL CHARACTERISTICS (V+ = 5.0V; T_A = 25°C unless otherwise specified.)

| PARAMETER | TEAT COMPLETIONS | SE567 | | | | UNIT | | |
|--|--|-------|------------------------|------------------|------|------------------------|------------------|--------------------------|
| PARAMETER | TEST CONDITIONS | Min | Тур | Max | Min | Тур | Max | UNII |
| CENTER FREQUENCY ¹ Highest center frequency (f _o) | | 100 | 500 | | 100 | 500 | - | kHz |
| Center frequency stability ² Center frequency shift with supply voltage | -55 to +125°C 0 to +70°C f ₀ = 100kHz | | 35±140 35±60 0.5 | 1 | | 35±140 35±60 0.7 | 2 | ppm/° ppm/° %/V |
| DETECTION BANDWIDTH Largest detection bandwidth Largest detection bandwidth— variation with temperature Largest detection bandwidth— variation with supply voltage | $f_0 = 100 \text{kHz}$ $V_i = 300 \text{mVrms}$ $V_i = 300 \text{mVrms}$ | 12 | 14 2 ±0.1 ±2 | 16 4 | 10 | 14 3 ±0.1 | 18 | % of t % of t %/°C |
| INPUT Input resistance | | | 20 | | | 20 | | kΩ |
| Smallest detectable input voltage (V _i) Largest no-output input voltage | $l_L = 100 \text{mA}, f_i = f_0$ $l_L = 100 \text{mA}, f_i = f_0$ | 10 | 20 15 | 25 | 10 | 20 15 | 25 | mVrm mVrm |
| Greatest simultaneous outband signal to inband signal ratio Minimum input signal to wideband noise ratio | B _n = 140kHz | | +6 | | | +6 | | dB dB |
| OU'I PUT Fastest on-off cycling rate | | | f _o /20 | | | f _o /20 | | |
| "1" output leakage current "0" output voltage | IL = 30mA IL = 100mA | | 0.01 0.2 0.6 | 25 0.4 1.0 | | 0.01 0.2 0.6 | 25 0.4 1.0 | μA V V |
| Output fall time ³ Qutput rise time ³ | $R_L = 50\Omega$ $R_L = 50\Omega$ | | 30 150 | | | 30 150 | | ns ns |
| GENERAL Operating voltage range | | 4.75 | | 9.0 | 4.75 | | 9.0 | V |
| Supply current quiescent Supply current—activated | $R_L = 20k\Omega$ | | 6 11 | 8 13 | | 7 12 | 10 15 | mA mA |
| Quiescent power dissipation | [| 1 | 30 | | 1 | 35 | ł | mW |

NOTES

TYPICAL PERFORMANCE CHARACTERISTICS




^{1.} Frequency determining resistor R₁ should be between 1 and 20kΩ.

^{2.} Applicable over 4.75 to 5.75 volts. See graphs for more detailed information.
3. Pin 8 to Pin 1 feedback R_L network selected to eliminate pulsing during turn-on and

NE/SE567

TYPICAL PERFORMANCE CHARACTERISTICS (Cont'd)



DESIGN FORMULAS

$$\begin{split} f_0 &\simeq \ \frac{1.1}{R_1C_1} \\ BW &\simeq 1070 \sqrt{\frac{V_1}{f_0C_2}} \quad \text{in \% of fo, $V_i \le 200mVrms} \end{split}$$

Where

Vi = Input Voltage (Vrms) C2 = Low-Pass Filter Capacitor (µF)

PHASE LOCKED LOOP **TERMINOLOGY CENTER** FREQUENCY (to)

The free-running frequency of the current controlled oscillator (CCO) in the absence of an input signal.

Detection Bandwidth (BW)

The frequency range, centered about fo, within which an input signal above the threshold voltage (typically 20mVrms) will cause a logical zero state on the output. The detection bandwidth corresponds to the loop capture range.

Lock Range

The largest frequency range within which an input signal above the threshold voltage will hold a logical zero state on the output.

Detection Band Skew


A measure of how well the detection band is centered about the center frequency, fo. The skew is defined as (fmax + fmin -2fo)/2fo where fmax and fmin are the frequencies corresponding to the edges of the detection band. The skew can be reduced to zero if necessary by means of an optional centering adjustment.


OPERATING INSTRUCTIONS

Figure 1 shows a typical connection diagram for the 567. For most applications, the following three-step procedure will be sufficient for choosing the external components R₁, C₁, C₂ and C₃.

- 1. Select R₁ and C₁ for the desired center frequency. For best temperature stability. R₁ should be between 2K and 20K ohm, and the combined temperature coefficient of the R₁C₁ product should have sufficient stability over the projected temperature range to meet the necessary requirements.
- 2. Select the low pass capacitor, C2, by referring to the Bandwidth versus Input Signal Amplitude graph. If the input amplitude variation is known, the appropriate value of foC2 necessary to give the desired bandwidth may be found. Conversely, an area of operation may be selected on this graph and the input level and C2 may be adjusted accordingly. For example, con-

TYPICAL RESPONSE





with wideband noise. R₁ = 100 ohms $\frac{S}{N} = -6db$


Noise Bandwidth = 140Hz

stant bandwidth operation requires that input amplitude be above 200mVrms. The bandwidth, as noted on the graph, is then controlled solely by the foC2 product (fo (Hz), $C_2(\mu fd)$).

3. The value of C₃ is generally non-critical. C3 sets the band edge of a low pass filter which attenuates frequencies outside the detection band to elminate spurious outputs. If C3 is too small, frequencies just outside the detection band will switch the output stage on and off at the beat frequency, or the output may pulse on and off during the turn-on transient. If C3 is too large, turn-on and turn-off of the output stage will be delayed until the voltage on C3 passes the threshold voltage. (Such delay may be desirable to avoid spurious outputs due to translent frequencies.) A typical minimum value for C3 is 2C2.

AVAILABLE OUTPUTS (Figure 2)

The primary output is the uncommitted output transistor collector, pin 8. When an in-band input signal is present, this transistor saturates; its collector voltage being less than 1.0 volt (typically 0.6V) at full output current (100mA). The voltage at pin 2 is the phase detector output which is a linear function of frequency over the range of 0.95 to 1.05 fo with a slope of about 20mV per percent of frequency deviation. The average voltage at pin 1 is, during lock, a function of the inband input amplitude in accordance with the transfer characteristic given. Pin 5 is the controlled oscillator square wave



output of magnitude (+V -2Vhe) ≈ (+V -1.4V) having a dc average of +V/2. A 1kΩ load may be driven from pin 5. Pin 6 is an exponential triangle of 1 volt peak-to-peak with an average dc level of +V/2. Only high impedance loads may be connected to pin 6 without affecting the CCO duty cycle or temperature stability.

OPERATING PRECAUTIONS

A brief review of the following precautions will help the user achieve the high level of performance of which the 567 is capable.

- 1. Operation in the high input level mode (above 200mV) will free the user from bandwidth variations due to changes in the in-band signal amplitude. The input stage is now limiting, however, so that out-band signals or high noise levels can cause an apparent bandwidth reduction as the inband signal is suppressed. Also, the limiting action will create in-band components from sub-harmonic signals, so the 567 becomes sensitive to signals at fo/3, fo/5, etc.
- 2. The 567 will lock onto signals near (2n + 1) fo, and will give an output for signals near (4n + 1) fo where n = 0, 1, 2, etc. Thus, signals at 5fo and 9fo can cause an unwanted output. If such signals are anticipated, they should be attenuated before reaching the 567 input.
- 3. Maximum immunity from noise and outband signals is afforded in the low input level (below 200mVrms) and reduced bandwidth operating mode. However, decreased loop damping causes the worse-case lockup time to increase, as shown by the Greatest Number of Cycles Before Output vs Bandwidth graph.
- 4. Due to the high switching speeds (20ns) associated with 567 operation, care should be taken in lead routing. Lead lengths should be kept to a minimum. The power supply should be adequately bypassed close to the 567 with a 0.01 µF or greater capacitor; grounding paths should be carefully chosen to avoid ground loops and

unwanted voltage variations. Another factor which must be considered is the effect of load energization on the power supply. For example, an incandescent lamp typically draws 10 times rated current at turn-on. This can cause supply voltage fluctuations which could, for example, shift the detection band of narrow-band systems sufficiently to cause momentary loss of lock. The result is a low-frequency oscillation into and out of lock. Such effects can be prevented by supplying heavy load currents from a separate supply or increasing the supply filter capacitor.

SPEED OF OPERATION

Minimum lock-up time is related to the natural frequency of the loop. The lower it is, the longer becomes the turn-on transient. Thus, maximum operating speed is obtained when C2 is at a minimum. When the signal is first applied, the phase may be such as to initially drive the controlled oscillator away form the incoming frequency rather than toward it. Under this condition, which is of course unpredictable, the lock-up transient is at its worst and the theoretical minimum lock-up time is not achievable. We must simply wait for the transient to die out.

The following expressions give the values of C_2 and C_3 which allow highest operating speeds for various band center frequencies. The minimum rate at which digital information may be detected without information loss due to the turn-on transient or output chatter is about 10 cycles per bit, corresponding to an information transfer rate of $f_0/10$ band.


$$C_2 = \frac{130}{f_0} \, \mu F$$


$$C_3 = \frac{260}{f_0} \mu F$$

In cases where turn-off time can be sacrificed to achieve fast turn-on, the optional sensitivity adjustment circuit can be used to move the quiescent C₃ voltage lower (closer to the threshold voltage). However, sensitivity to beat frequencies, noise and extraneous signals will be increased.

OPTIONAL CONTROLS (Figure 3)

The 567 has been designed so that, for most applications, no external adjustments are required. Certain applications, however, will be greatly facilitated if full advantage is





taken of the added control possibilities available through the use of additional external components. In the diagrams given, typical values are suggested where applicable. For best results the resistors used, except where noted, should have the same

temperature coefficient. Ideally, silicon diodes would be low-resistivity types, such as forward-biased transistor base-emmiter junctions. However, ordinary low-voltage diodes should be adequate for most applications.

SENSITIVITY ADJUSTMENT

(Figure 3)

When operated as a very narrow band detector (less than 8 percent), both C₂ and C₃ are made quite large in order to improve noise and outband signal rejection. This will inevitably slow the response time. If, however, the output stage is biased closer to the threshold level, the turn-on time can be improved. This is accomplished by drawing additional current to terminal 1. Under this condition, the 567 will also give an output for lower-level signals (10mV or lower).

By adding current to terminal 1, the output stage is biased further away from the threshold voltage. This is most useful when, to obtain maximum operating speed, C_2 and C_3 are made very small. Normally, frequencies just outside the detection band could cause false outputs under this condition. By desensitizing the output stage, the outband beat notes do not feed through to the output stage. Since the input level must be somewhat greater when the output stage is made less sensitive, rejection of third harmonics or in-band harmonics (of lower frequency signals) is also improved.


CHATTER PREVENTION (Figure 4)


Chatter occurs in the output stage when C₃ is relatively small, so that the lock transient and the AC components at the quadrature phase detector (lock detector) output cause the output stage to move through its threshold more than once. Many loads, for example lamps and relays, will not respond to the chatter. However, logic may recognize the chatter as a series of outputs. By feeding the output stage output back to its input (pin 1) the chatter can be eliminated. Three schemes for doing this are given in Figure 4. All operate by feeding the first output step (either on or off) back to the input, pushing the input past the threshold until the transient conditions are over. It is only necessary to assure that the feedback time constant is not so large as to prevent operation at the highest anticipated speed. Although chatter can always be eliminated by making C3 large, the feedback circuit will enable faster operation of the 567 by allowing C3 to be kept small. Note that if the feedback time constant is made quite large, a short burst at the input frequency can be stretched into a long output pulse. This may be useful to drive, for example, stepping relays.

DETECTION BAND CENTERING (OR SKEW) ADJUSTMENT

(Figure 5)

When it is desired to alter the location of the detection band (corresponding to the loop capture range) within the lock range, the





circuits shown above can be used. By moving the detection band to one edge of the range, for example, input signal variations will expand the detection band in only one direction. This may prove useful when a strong but undesirable signal is expected on one side or the other of the center frequency. Since Rg also alters the duty cycle slightly, this method may be used to obtain a precise duty cycle when the 567 is used as an oscillator.

ALTERNATE METHOD OF BANDWIDTH REDUCTION

(Figure 6)

Although a large value of C₂ will reduce the bandwidth, it also reduces the loop damping so as to slow the circuit response time. This may be undesirable. Bandwidth can be reduced by reducing the loop gain. This scheme will improve damping and permit faster operation under narrow-band conditions. Note that the reduced impedance level at terminal 2 will require that a larger

value of C₂ be used for a given filter cutoff frequency. If more than three 567s are to be used, the network of R_B and R_C can be eliminated and the R_A resistors connected together. A capacitor between this junction and ground may be required to shunt high frequency components.

OUTPUT LATCHING (Figure 7)

To latch the output on after a signal is received, it is necessary to provide a feedback resistor around the output stage (between pins 8 and 1). Pin 1 is pulled up to unlatch the output stage.


REDUCTION OF C1 VALUE

(Figure 8)


For precision very low-frequency applications, where the value of C_1 becomes large, an overall cost savings may be achieved by inserting a voltage follower between the R_1 C_1 junction and pin 6, so as to allow a higher value of R_1 and a lower value of C_1 for a given frequency.


PROGRAMMING


To change the center frequency, the value of R₁ can be changed with a mechanical or solid state switch, or additional C₁ capacitors may be added by grounding them through saturating npn transistors.




TYPICAL APPLICATIONS










TYPICAL APPLICATIONS (Cont'd)













NE/SE567


TYPICAL APPLICATIONS (Cont'd)














NOTE

Application information available on request.



Section 17 Military

INDEX

| ection 17 — Military | |
|----------------------------------|------|
| Index | 17-1 |
| Military Products/Process Levels | 17-3 |
| Military Selection Guide | 17-7 |
| Military Cross Reference | 17-9 |



The Signetics MIL 38510/883 Program is organized to provide a broad selection of processing options, structured around the most commonly requested customer flows. The program is designed to provide our customers:

- · Fully compliant 883 flows on all products.
- Standard processing flows to help minimize the need for custom specs.
- Cost savings realized by using standard processing flows in lieu of custom flows.
- Better delivery lead times by minimizing spec negotiation time, plus allows customer to buy product off-the-shelf or in various stages of production rather than waiting for devices started specifically to custom specs.

The following explains the different processing options available to you. Special device marking clearly distinguishes the type of screening performed. Refer to Tables 2, 3, 4 and 5

JAN QUALIFIED (JB)

JAN Qualified product is designed to give you the optimum in quality and reliability. The JAN processing level is offered as the result of the government's product standardization programs, and is monitored by the Defense Electronic Supply Center (DESC), through the use of industry-wide procedures and specifications.

JAN Qualified products are manufactured, processed and tested in a government certified facility to Mil-M 38510, and appropriate device slash sheet specifications. Design documentation, lot sampling plans, electrical test data and qualification data for each specific part type-has been approved by the Defense Electronic Supply Center (DESC) and products appear on the DESC Qualified Products List (QPL-38510).

Group B testing, per Mil-Std-883 Method 5005, is performed on each six weeks of production on each slash sheet for each package type. Group C, per Mil-Std-883 Method 5005, is performed every ninety days for each microcircuit group. Group D testing, per Mil-Std-883 Method 5005, is performed every six months for each package type.

In addition to the common specs used throughout the industry for processing and testing, JAN Qualified products also possess a requirement for a standard marking used throughout the IC industry.

| JAN CASE OUTLINE | | SIGN | IETICS MI | LITARY PA | CKAGE T | YPES | |
|---------------------|-------|--------|-----------|-----------|------------|----------|--------|
| AND | C | AN | | D | UAL-IN-LIN | (E | |
| LEAD FINISH | 8-PIN | 10-PIN | 8-PIN | 14-PIN | 16-PIN | 18-PIN | 24-PIN |
| PB | | | FE | _ | _ | _ | |
| CB | | - | - | F | _ | | l |
| €B | | l - | <u> </u> | - | F | | _ |
| JB | - | l – . | | _ | _ | | F |
| DB | _ | - | - | w | - | | |
| FB | _ | | | _ | w | - | · - |
| ZC | | - | | - | - | - | Q |
| GC | н | - ' | | | - | | - |
| IC | | H : | - | | - | l – | _ |
| ٧B | _ | - | l — | - | - | 1 | |

All products listed are also available in Die form

Table 1 MILITARY PACKAGE AVAILABILITY

| | JB | RB | RC |
|----------------|------------------|------|------|
| | Jan Qualified | 883B | 883C |
| 54 | × | × | x |
| 54LS | x | x | l x |
| 54S | × | x | × |
| 82 | l x | × | × |
| 8T | - | x | × |
| 93XX | X | x | × |
| 96XX | _ | x | × |
| Analog | X | x | × |
| Bipolar Memory | i x | X |) x |
| Microprocessor | i - | x | l x |

Table 2 MILITARY SUMMARY

MIL-STD-883, LEVEL B

Processing to this option is ideal when no JAN slash sheets are released on devices required. Product is processed to Mil-Std-883 Method 5004, and is 100% electrically tested to industry data sheets. Devices are selectively available as custom processed parts with electricals screened to the JAN Slash Sheets.

MIL-STD-883, LEVEL C

If you need a Military temp, range device, but do not require burn in screening performed, our 883C product is ideal. 883C parts are the standard full Mili-Temperature range product to the Signetics data sheet parameters and screened to MIL-STD-883, Class

MILITARY GENERIC DATA

Signetics has a new program for those customers who require quality conformance data on their products. This program allows our customers to obtain reliability information without the necessity or running Groups B, C and D inspections for their particular purchase order. It provides for the customer something that has not been readily avail-

able before in the semiconductor industry in that all Military Generic Data is controlled and audited by both Government Inspection in the case of JAN data and Signetics Quality Assurance.

Signetics Military Generic Data is compiled by the Military Products Division based on data from 1) JAN quality conformance lots, and 2) Data generated by quality conformance lots run for other reliability programs. Refer to Table 4.

A Military Generic family is defined as consisting of die function and package type families.

Military Generic Data

- Allows our customers to qualify Signetics products based on existing quality conformance data performed at Signetics.
- Allows our customers to reduce costs and improve deliveries.
- Provides assurance that all Signetics die function families and packages meet Mil-M-38510 and customer reliability requirements.
- Provides an attributes summary to the customer backed by lot identity and traceability.

| PROCESS LEVEL AND MARKETING | PRE-CAP VISUAL | BURN IN | FUNCTIONAL TEST | DC/AC @25°C | DC/AC @TEMP | QPL | OFFSHORE |
|-----------------------------|-------------------|---------|--------------------|----------------------|-------------------|-----|----------|
| JB JM38510XXXXX | 2010, Cond. B | Yes | 100% | 100% | 100% | Yes | No |
| RB SXXXX883B | 2010, Cond.B | Yes | 100% | 100% | 100% | No | Yes |
| RC SXXXX883C | 2010, Cond. B | No | 100% | 100% dc Sample ac | Sample dc only | No | Yes |

Table 3 MILITARY PRODUCTS PROCESSING MATRIX

| QUALIFIED | QUALIFIES | OPTION 1 | OPTION 2 | |
|------------|---|---|--|--|
| SUB-GROUPS | | | | |
| Α. | Electrical Test | | | |
| В | Package — Same package construction and lead finish. | Data selected from devices manufactured within 6 weeks of the manufacturing period on the same production line through final seal. | Data selected from devices manufactured within 24 weeks of manufacturing period. | |
| С | Die/Process—Devices representing the same process families. | Data selected from represen- tative devices from the same microcircuit group and sealed within 12 weeks of the manu- facturing period. | Data selected from the repre- sentative devices from the same microcircuit group and sealed within 48 weeks of the manufacturing period. | |
| D | Package — Same package construction and lead finish. | Data selected from the devices representing the same package construction and lead finish manufactured within the 24 weeks of manufacturing period. | Data selected from the devices representing the same package construction and lead finish manufactured within the 52 weeks of manufacturing period. | |
| | | If specific data not available, Option 2 will be supplied | | |

NOTE .

Group A is performed on each lot or sublot of Signetics devices.

Table 4 DEFINITION AND QUALIFYING MANUFACTURING PERIODS FOR GENERIC DATA

| DESCRIPTION OF | | T | PROCESSING LEVELS | | | | | |
|---|---|------------------|----------------------------|--------------------------|-----------------|-----------------|--|--|
| REQUIREMENTS AND SCREENS | MIL-M-38510 AND MIL-STD- 883 REQUIREMENTS, METH- DS AND TEST CONDITIONS | REQUIRE- MENT | CLASS S | JAN QUALIFIED (JB) | 883B (RB) | 883C (RC) | | |
| General Mil-M-38510 1. Pre-Certification A. Product Assurance Program | The Manufacturer shall es- tablish and implement a Products Assurance Program Plan and provide for a manu- | | x | × | N/A | N/A | | |
| Plan B. Manufacturer's Certification 2. Certification | facturer survey by the quali- fying activity, Para. 3.4.1.1 Received after manufacturer | | × | | | | | |
| 3. Device Qualifica- | has completed a successful survey, Para. 3.4.1.2 | _ | 1 | × | N/A | N/A | | |
| tion | Device qualification shall consist of subjecting the de- sired device to groups A, B, C & D of method 5005 to tight- ened LTPD, Para, 3.4.1.2 | - | × | × | N/A | N/A | | |
| 4. Traceability | Traceability maintained back to a production lot Para. 3.4.6 | - | × | × | × | × | | |
| 5. Country of Origin | Devices must be manufac- tured, assembled, and tested within the U.S. or its territor- ies, Para. 3.2.1 | _ | × | × | N/A | N/A | | |
| Screening Per Method 5004 of Mil-Std-883 | | | | | | | | |
| 6. Internal Visual (Precap) | 2010, Cond. A or B | 100% | XA | ХВ | ХВ | ХВ | | |
| 7. Stabilization Bake | 1008, Cond. C Min; (24 Hrs @ 150°C) | 100% | × | × | × | × | | |
| 8. Temperature Cycling* For Class B and C devices thermal shock may be sub- stituted, 1011, Cond. A; (15 cycles, 0° to +100°C) | 1010, Cond. C; (10 cycles, -65°C to +150°C) | 100% | X | x | × | × | | |
| 9. Constant Acceleration | 2001, Cond. E; (30kg in Yl Plane) | 100% | × | × | × | × | | |
| 10. Visual Inspection | There is no test method for this screen; it is intended only for the removal of "Cata- strophic Failures" defined as "Missing Leads, Broken Packages or Lids Off." | 100% | x | x | × | × | | |
| (Hermeticity) | 1014 | | | | | | | |
| A. Fine B. Gross | Cond. A or B (5.0 X 10-°CC/Sec) Cond. C2 Min. | 100% 100% | × | x x | × | x | | |
| 12. Interim Electricals | Per applicable device speci- fication | 100% Optional | , | Slash Sheet | X Data Sheet | X N/A | | |
| (Pre Burn-In) 13. Burn-In | 1015, Cond. as specified (160 hrs. Min. at 125°C) | 100% | 100% 240 hrs. | x | × | N/A | | |
| A. Static Tests | Per applicable Device Speci- fication Sub Group 1 | 100% | 100% Read & Record X | Slash Sheet X | Data Sheet X | Data Sheet X | | |
| @ 25°C B. Static Tests @ +125°C | Sub Group 2 | | × | x | x | N/A | | |
| C. Static Tests @ -55°C | Sub Group 3 | | × | × | × | N/A | | |

| | | | PROCESSING LEVELS | | | | | |
|--|--|--|------------------------|-----------------------------------|--------------------------------|--------------|--|--|
| DESCRIPTION OF REQUIREMENTS AND SCREENS | MIL-M-38510 AND MIL-STD- 883 REQUIREMENTS, METH- ODS AND TEST CONDITIONS | REQUIRE- MENT | CLASS QUALIFIED S (JB) | | 883B (RB) | 883C (RC) | | |
| D. Dynamic Test @ 25°C Sub Group 4 (for Linear Product Mainly) | | | × | x | x | x | | |
| E. Functional Test @25°C | Sub Group 7 | | × | × | x | × | | |
| F. Switching Test @25°C | Sub Group 9 | | × | × | x | N/A | | |
| 15. Percent Detec- tive allowable (PDA) | A PDA of 10% is a normal requirement applied against the static tests @25°C (A-1). This is controlled by the slash sheets for JB products. For RB 10% is standard | 10% | 10% 3% Funct"l | × | × | N/A | | |
| | | | | | | | | |
| 16. Marking | Fungus Inhibiting Paint | 100% | As Req'd | JM38510/ XXXX Slash Sheet # | S X X X X B83B | SXXXX 883C | | |
| 17. X-Ray | 2012 | | 100% | N/A | N/A | N/A | | |
| 18. External Visual | 5009 | 100% | × | × | × | × | | |
| Quality Conform- ance Inspection per Method 5005 of Mil-Std 883 | | | | | | | | |
| 19. Group A | Electrical Tests-Final Electricals (#14 above) re- peated on a sample basis. (Sub Groups 1 thru 12 as specified.) | Each Lot | × | × | x | × | | |
| 20. Group B | Package functional and constructional related test I.E. package dimensions, resistance to solvents, internal visual & mechanical, bond strength & solderability. | Every 6 week per pkg. group | × | x | Generic Data Avail- able | | | |
| 21. Group C | Die related tests I.E. 1,000 hr. operating life, temperature cycling, & constand acceleration. | Every 3 months per µcircuit type | × | × | Generic Data Avail- able | | | |
| 22. Group D | Package related tests I.E physical dimensions, lead fatigue, thermal shock, temperature cycle, moisture resistance, mechanical shock, vibration variable frequency constant acceleration, & salt atmosphere. | Every 6 months per package type | X | x | Generic Data Avail- able | | | |

Table 5 REQUIREMENTS AND SCREENING FLOWS FOR STANDARD PRODUCTS (Cont'd)

MILITARY SELECTION GUIDE

| DEVICE | DESCRIPTION | PAC | PACKAGE | | AVAILABILITY | | |
|----------------|-------------------------------------|------------|-------------|---------------------|---------------------|--------------|----------------|
| | DESCRIPTION | DIP | DIP CAN | | 883B | 83510/SHEET | QUAL STATUS |
| | | TIONAL AMP | LIFIERS | | | | |
| LF155 | Bi-FET Op Amp | | Н | X | Х | T | Ι |
| LF156 | Bi-FET Op Amp | | Н | X | Х | | |
| LF156A | Bi-FET Op Amp | | Н | | Х | | |
| LF198 | Sample and Hold Amp | | Н | | Х | | |
| LH2101A | Hybrid Dual Op Amp | F | | × | X | 10105 | QPL1 |
| LM101A | High Performance Op Amp | F, FE | Н | X | Х | 10103 | QPL1 |
| LM124 | Quad Op Amp | F | | X | X | | |
| LM158 | Dual Op Amp | | Н | X | X | | |
| MC1556 | High Performance | F | Н | X | X | | |
| SE532 | Dual Op Amp | | Н | | X | | |
| SE538 | High Slew Rate Op Amp | F | н | × | <u>x</u> | | |
| SE5512 | Dual High Performance Op Amp | F | | | | | |
| SE5532 | Dual Low Noise Op Amp | FE | | x | × | | |
| SE5532A | Dual Low Noise Op Amp | FE | | x | | | |
| SE5534 | Low Noise Op Amp | FE | Н | × | | | |
| SE5534A | Low Noise Op Amp | FE | H - | $\frac{\hat{x}}{x}$ | | | |
| SE5539 | Very High Slew Rate Op Amp | F | | $\frac{\hat{x}}{x}$ | - <u>^</u> - | | |
| μ A 741 | General Purpose Op Amp | + | н | - ^ | | 10101 | 0014 |
| μΑ747 | Dual Op Amp | F | - н | × | × | 10102 | QPL1 |
| | V | IDEO AMPS | | | ^ | 10102 | UPLI |
| μΑ733 | Differential Video Amplifier | F | н | х | х | | |
| SE511 | Dual Differential Amplifier | F | | | $\frac{\hat{x}}{x}$ | | |
| | | NTERFACE | | | | | |
| DS7820/A | Dual Line Receiver | F | | х | x | | |
| | DATA | CONVERSI | ON | | `` | | _ |
| DAC-08/A | 8-Bit D/A Converter | F | | | х | | |
| MC1508-8 | 8-Bit D/A Converter | F | | × | X | | |
| SE5008 | 8-Bit D/A Converter | F | | | X | | |
| SE5009 | 8-Bit D/A Converter | F | | | $\frac{x}{x}$ | | |
| SE5018 | 8-Bit µP-Compatible D/A Converter | F | | | $\frac{\hat{x}}{x}$ | | |
| SE5019 | 8-Bit µP-Compatible D/A Converter | F | | | $\frac{\hat{x}}{x}$ | | |
| SE5118 | 8-Bit DAC Current Output | F | | × | $\frac{\hat{x}}{x}$ | | |
| SE5119 | 8-Bit DAC Current Output | F | | $\frac{\hat{x}}{x}$ | $\frac{\hat{x}}{x}$ | | |
| | | ND HOLD C | RCUITS | | | | |
| SE5537 | Precision Sample and Hold Amplifier | T 1 | н | x | х | | |
| LF198 | Sample and Hold Amplifier | + + | Н | | $\frac{\hat{x}}{x}$ | | |
| | PHASE | LOCKED LO | | | | L | |
| SE567 | Phase-Locked Loop Tone Decoder | F | н Т | χТ | x T | | |

MILITARY SELECTION GUIDE

| | | PACKAGE | | AVAILABILITY | | QUAL | |
|---------|---|---------|------|--------------|------|-------------|--------|
| DEVICE | DESCRIPTION | DIP | CAN | 883C | 883B | 83510/SHEET | STATUS |
| | POWER | CONTRO | LERS | | | | |
| SE5560 | SMPS Control Circuit | F | | | Х | | |
| SG1524 | SMPS Control Circuit | F | | | Х | | |
| SE5551 | Dual Polarity Regulator | F | | | Х | | |
| SE5552 | Dual Polarity Regulator | F | | | Х | | |
| SE5553 | Dual Polarity Regulator | F | | 1 | Х | | |
| SE5554 | Dual Polairty Regulator | F | | T | X | | |
| SE5555 | Dual Polarity Regulator | F | | | Х | | |
| | | TIMERS | | | | | |
| SE555 | Timer | F, FE | Н | X | Х | 10901 | QPL1 |
| SE556-1 | Dual Timer | F | | X | Х | 10902 | QPL1 |
| SE558 | Quad Timer | F | | | Х | 1 | |
| | CON | PARATO | RS | | | | |
| SE521 | High-Speed Dual Differential Comparator | F | | X | Х | | |
| SE522 | High-Speed Dual Differential Comparator | F | | X | X | | |
| SE527 | Voltage Comparator | F | Н | X | X | | |
| SE529 | Voltage Comparator | F | Н | X | Х | | |
| LH2111 | Hybrid Dual Comparator | F | | X | X | | |
| LM111 | Voltage Comparator | F | Н | X | X | | |
| LM139/A | Quad Comparator | F | | | Х | | |
| LM193/A | Dual Comparator | F | | | Х | | |
| LM119 | Dual Voltage Comparator | F | H | | X | | |

MILITARY CROSS REFERENCE

| FAIRCHILD | SIGNETICS | |
|----------------|-----------|--|
| μΑ111 | LM111 | |
| μA139 | LM139 | |
| μA733 | μΑ733 | |
| μAF 155 / 156 | LF155/156 | |
| μ Α101 | LM101 | |
| μA101A | LM101A | |
| MC1556 | MC1556 | |
| μA1558 | MC1558 | |
| μΑ747 | μΑ747 | |
| MC1555 | SE555 | |
| μ A 556 | SE556 | |
| μA723 | μA723 | |

| MOTOROLA | SIGNETICS |
|----------|-----------|
| MLM111 | LM111 |
| MC1733 | μA733 |
| LF155/56 | LF155/156 |
| MLM101 | LM101 |
| MLM101A | LM101A |
| MC1558 | MC1558 |
| MC1747 | μA747 |
| MC3556 | SE556 |
| MC1723 | μA723 |
| MC1508 | MC1508-8 |

| NATIONAL | SIGNETICS | | |
|----------|--------------|--|--|
| LM161 | SE527 | | |
| LH2111 | LH2111 | | |
| LM111 | LM111 | | |
| LM119 | LM119 | | |
| LM139 | LM139 | | |
| LM193 | LM193/193A | | |
| LM733 | μA733 | | |
| LF155/56 | LF 155 / 156 | | |
| LH2101A | LH2101A | | |
| LH2108A | LH2108A | | |
| LM101A | LM101 | | |
| LM101 | LM101A | | |
| LM124 | LM124 | | |
| LM158 | LM158 | | |
| LM1558 | MC1558 | | |
| LM1581 | SE532 | | |
| LM747 | μΑ747 | | |
| LM567 | SE567 | | |
| DM7820 | DM7820 | | |
| DM7830 | DM7830 | | |
| LM555 | SE555 | | |
| LM723 | μA723 | | |
| | | | |

| PMI | SIGNETICS |
|---------|-----------|
| SSS1508 | MC1508-8 |
| DAC-08 | SE5008 |

| RAYTHEON | SIGNETICS | | |
|-------------|-----------|--|--|
| LM111 | LM111 | | |
| LM139 | LM139 | | |
| RM733 | μΑ733 | | |
| LF155/56/57 | LF155/156 | | |
| LM101 | LM101 | | |
| LM101A | LM101A | | |
| LM124 | LM124 | | |
| RM1556 | MC1556 | | |
| RM 1558 | MC1558 | | |
| RM747 | μΑ747 | | |
| RM555 | SE555 | | |
| RM723 | μA723 | | |

| T.I. | SIGNETICS |
|-----------|-----------|
| LM111 | LM111 |
| SN52733 | μA733 |
| LF 155/56 | LF155/156 |
| SN52101A | LM101A |
| SN55182 | DM7820 |
| SN55183 | DM7830 |
| SN52555 | SE555 |
| SE556 | SE556 |
| SN52723 | μA723 |

Section 18 Appendices



INDEX

Section 18 - Appendices

| Index | | 18- |
|------------------|----------------------|--------|
| Package Outlines | | |
| D | | ne 18- |
| E | Metal Headers | |
| F | Hermetic Cerdip | |
| Н | Metal Headers | |
| l l | Hermetic Side Braze | |
| N | Plastic Dual-In-Line | |
| w | Hermetic Flat Packs | |

INTRODUCTION

The following information applies to all packages unless otherwise specified on individual package outline drawings.

General

- Dimensions shown are metric units (millimeters), except those in parentheses which are English units (inches).
- 2. Lead spacing shall be measured within this zone.
 - a. Shoulder and lead tip dimensions are to centerline of leads.
- 3. Tolerances non-cumulative
- 4. Thermal resistance values are determined by utilizing the linear temperature dependence of the forward voltage drop across the substrate diode in a digital device to monitor the junction temperature rise during known power application across V_{CC} and ground. The values are based upon 120 mils square die for plastic packages and a 90 mils square die in the smallest available cavity for hermetic packages. All units were solder mounted to P.C. boards, with standard stand-off, for measurement.

PLASTIC ONLY


- Lead material: Alloy 42 (Nickel/Iron Alloy) Olin 194 (Copper Alloy) or equivalents, solder dipped.
- 6. Body material: Plastic (Epoxy)
- Round hole in top corner denotes lead No. 1.
- Body dimensions do not include molding flash.
- SO Packages-microminiature packages.
 - a. Lead material: Alloy-42.
 - b. Body material: Plastic (Epoxy).

HERMETIC ONLY


- 10. Lead material
 - a. ASTM alloy F-15 (KOVAR) or equivalent—gold plated, tin plated, or solder dipped.
 - ASTM alloy F-30 (Alloy 42) or equivalent—tin plated, gold plated or solder dipped.
 - c. ASTM alloy F-15 (KOVAR) or equivalent—gold plated.
- 11. Body Material
 - Eyelet, ASTM alloy F-15 or equivalent—gold or tin plated, glass body.

- b. Ceramic with glass seal at leads.
- c. BeO ceramic with glass seal at
- d. Ceramic with ASTM alloy F-30 or equivalent.
- 12. Lid Material
 - a. Nickel or tin plated nickel, weld seal.
 - b. Ceramic, glass seal.
 - c. ASTM alloy F-15 or equivalent, gold
 - plated, alloy seal.
 d. BeO Ceramic with glass seal.
- 13. Signetics symbol, angle cut, or lead tab denotes Lead No. 1.
- 14. Recommended minimum offset before lead bend.
- 15. Maximum glass climb .010 inches.
- 16. Maximum glass climb or lid skew is .010 inches.
- 17. Typical four places.
- 18. Dimension also applies to seating plane.


| PLASTIC PACKAGES | | | |
|------------------|------------------------|---|---|
| | PACKAGE CODE | Θ _{ja} /Θ _{jc} (°C/W) | DESCRIPTION |
| SO Packages | | | |
| 8-Pin | D | 110 | SO-8 |
| 14-Pin | D | 100 | SO-14 |
| 16-Pin | D | 100 | SO-16 |
| Standard Dual- | -in-Line | | |
| 8-Pin | N | 162/65 | |
| 14-Pin | · N | 150/65 | TO-116/MO-001 |
| 16-Pin | N | 137/53 | MO-001 |
| 18-Pin | N | 135/53 | |
| 20-Pin | N | 135/53 | |
| 22-Pin | N | 120/53 | |
| 24-Pin | N | 116/53 | MO-015 |
| 28-Pin | N | 116/53 | MO-015 |
| Power Dual-In- | Line | | |
| 14-Pin | N | 95/33 | Butterfly |
| 16-Pin | N | 95/33 | Butterfly |
| 18-Pin | N | 90/26 | Butterfly |
| 20-Pin | N | 90/26 | Butterfly |
| 24-Pin | N. | 60/23 | Heatsink |
| 28-Pin | N | 56/21 | Heatsink |
| Metal Headers | | | |
| 3-Pin | н | 100/20 | TO-5 Header |
| 4-Pin | Ē | 100/20 | TO-46 Header |
| 4-Pin | Ē | 150/25 | TO-72 Header |
| 8-Pin | н | 150/25 | TO-5 Header |
| 10-Pin | H | 150/25 | TO 5/TO-100 Header, Short Car |
| 10-Pin | H | 150/25 | TO-5/TO-100 Header, Tall Can |
| Flat Packs | | | |
| 10-Pin | W | 240/50 | Flat Ceramic |
| 16-Pin | W | 200/50 | Flat Ceramic |
| Cerdip Family | | | |
| 8-Pin | FE | 110/30 | Dual-in-Line Ceramic |
| 14-Pin | F | 110/30 | Dual-in-Line Ceramic |
| 16-Pin | F | 100/30 | Dual-in-Line Ceramic |
| 18-Pin | F | 93/27 | Dual-in-Line Ceramic |
| 20-Pin | F | 90/25 | Dual-in-Line Ceramic |
| 22-Pin | F | 75/27 | Dual-in-Line Ceramic |
| 24-Pin | F | 60/26 | Dual-in-Line Ceramic Dual-in-Line Ceramic |
| 28-Pin | F | 57/27 | Dual-in-Line Ceramic Dual-in-Line Ceramic |
| Laminated Cera | amic, Side Brazed Lead | | |
| 14-Pin | 1 | 95/25 | Dip Laminate |
| 16-Pin | i | 90/25 | Dip Laminate |
| 28-Pin | i | 60/25 | Dip Laminate Dip Laminate |




E PACKAGE — HERMETIC (TO-46 HEADER)




E PACKAGE — HERMETIC (TO-72 HEADER)







F PACKAGE — HERMETIC (18-PIN)




F PACKAGE -- HERMETIC (22-PIN)





F PACKAGE — HERMETIC (24-PIN)




F PACKAGE — HERMETIC (28-PIN)









N PACKAGE — PLASTIC (8-PIN)




N PACKAGE -- PLASTIC (14-PIN)




N PACKAGE — PLASTIC (16-PIN)




N PACKAGE — PLASTIC (18-PIN)




N PACKAGE - PLASTIC (20-PIN)




N PACKAGE — PLASTIC (22-PIN)



N PACKAGE — PLASTIC (24-PIN)




N PACKAGE — PLASTIC (28-PIN)



18

W PACKAGE — HERMETIC (10-PIN)



W PACKAGE -- HERMETIC (16-PIN)

