

SINGLE CHANNEL MOBILE PWM CONTROLLER WITH NMOS LDO CONTROLLER, PGOOD INDICATOR AND ENABLE

ADVANCE DATA SHEET
Pb Free Product

DESCRIPTION

The NX2715 controller IC is a compact synchronous Buck controller IC with 16 lead MLPQ package designed for step down DC to DC converter applications with feedforward functionality. Voltage feedforward provides fast response, good line regulation and nearly constant power stage gain under wide voltage input range. The NX2715 controller is optimized to convert single supply up to 24V bus voltage to as low as 0.8V output voltage. Internal UVLO keeps the controller off until the bus supply voltage exceeds 7V where internal digital soft starts get initiated to ramp up output. The NX2715 employs NMOS LDO controller, programmable current limiting and FB UVLO followed by latchout feature. Other features include: 5V gate drive, programmable frequency, over voltage protection, adaptive deadband control and Vcc under voltage lockout.

FEATURES

- Bus voltage operation from 7V to 24V
- Less than 1uA shutdown current with Enable low
- Excellent dynamic response with input voltage feed-forward and voltage mode control
- Programmable switching frequency
- Internal digital soft start function
- Programmable current limit triggers latch out
- FB UVLO followed by latch out feature
- NMOS LDO controller available
- Power Good indicator available
- Start into precharged output
- Pb-free and RoHS compliant

APPLICATIONS

- Notebook PC
- Graphic Card on board converters
- On board DC to DC such as 12V to 3.3V, 2.5V or 1.8V
- Set Top Box and LCD Display

TYPICAL APPLICATION




Figure1 - Typical application of NX2715

ORDERING INFORMATION


Device	Temperature	Package	Frequency	Pb-Free
NX2715CMTR	0 to 70°C	MLPQ -16L	200kHz to 1MHz	Yes

ABSOLUTE MAXIMUM RATINGS

VCC to GND & BST to SW voltage	-0.3V to 6.5V
VIN to GND	-0.3V to 25V
BST to GND Voltage	-0.3V to 35V
SW to GND	-2V to 35V
All other pins	-0.3V to 6.5V
Storage Temperature Range	-65°C to 150°C
Operating Junction Temperature Range	-40°C to 125°C
ESD Susceptibility	2kV

CAUTION: Stresses above those listed in "ABSOLUTE MAXIMUM RATINGS", may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

PACKAGE INFORMATION



ELECTRICAL SPECIFICATIONS

Unless otherwise specified, these specifications apply over $V_{CC} = 5V$, $V_{IN} = 15V$ and $T_A = 0$ to 70°C . Typical values refer to $T_A = 25^{\circ}\text{C}$.

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Reference Voltage						
Ref Voltage	V_{REF}			0.8		V
Ref Voltage line regulation				0.2		%
Supply Voltage(Vcc)						
V_{CC} Voltage Range	V_{CC}		4.75		5.25	V
Operating quiescent current	I_Q	EN=HIGH		3	5	mA
Shut down current	I_{SD}	EN=LOW			1	uA
Vcc UVLO						
V_{CC} -Threshold	V_{CC_UVLO}	V_{CC} Rising		4.4		V
V_{CC} -Hysteresis	V_{CC_Hyst}	V_{CC} Falling		0.2		V

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Supply Voltage(Vin)						
V _{in} Voltage Range	V _{in}		7		25	V
Input Voltage Current		V _{in} =24V		24	40	uA
Shut Down Current		EN=LOW			1	uA
Vin UVLO						
V _{in} -Threshold	V _{in-UVLO}	V _{in} Rising		6		V
V _{in} -Hysteresis	V _{in-Hyst}	V _{in} Falling		0.5		V
Oscillator (Rt)						
Frequency	F _S	RT=open		200		KHz
Frequency Over Vin			-5		5	%
Ramp-Amplitude Voltage	V _{RAMP}	V _{in} =20V		2		V
Ramp Offset				0.8		V
Ramp/Vin Gain				0.1		V/V
Max Duty Cycle				88		%
Min on time					150	nS
Error Amplifiers						
Transconductance				2500		umho
Input Bias Current	I _b				100	nA
Comp SD threshold				0.3		V
Vref and Soft Start						
Soft Start time	T _{ss}	RT=open		10		mS
High Side						
Output Impedance , Sourcing Current	R _{source} (Hdrv)	I=200mA		1		ohm
Output Impedance , Sinking Current	R _{sink} (Hdrv)	I=200mA		0.8		ohm
Rise Time	T _{Hdrv} (Rise)	10% to 90%		50		ns
Fall Time	T _{Hdrv} (Fall)	90% to 10%		50		ns
Deadband Time	T _{dead} (L to H)	Ldrv going Low to Hdrv going High, 10% to 10%		30		ns
Low Side Driver						
Output Impedance, Sourcing Current	R _{source} (Ldrv)	I=200mA		1		ohm
Output Impedance, Sinking Current	R _{sink} (Ldrv)	I=200mA		0.5		ohm
Rise Time	T _{Ldrv} (Rise)	10% to 90%		50		ns
Fall Time	T _{Ldrv} (Fall)	90% to 10%		50		ns
Deadband Time	T _{dead} (H to L)	SW going Low to Ldrv going High, 10% to 10%		30		ns
OCP Adjust						
OCP current setting				32		uA
Enable						
Enable HI Threshold			1.4			V
Enable LOW Threshold					0.4	V

PARAMETER	SYM	Test Condition	Min	TYP	MAX	Units
Power Good(Pgood) Threshold Voltage as % of Vref		FB ramping up		90		%
Hysteresis				5		%
FBUVLO Feedback UVLO threshold		percent of nominal	65	70	75	%
Over temperature Threshold				150		°C
Hysteresis				20		°C
LDO Controller FB Pin- Bias Current					100	nA
LDO FB Voltage				0.8		V
LDO FB UVLO		percent of nominal	65	70	75	%
High Output Voltage		VIN=12V		10.2		V
Low Output Voltage				0.2		V
High Output Source Current				3		mA
Over Voltage Protection Threshold Voltage as % of Vref		FB ramping up		130		%
Hysteresis				45		%

PIN DESCRIPTIONS

PIN SYMBOL	PIN DESCRIPTION
VCC	This pin supplies the internal 5V bias circuit. . A high freq 1uF ceramic capacitor is placed as close as possible to and connected to this pin and ground pin.
BST	This pin supplies voltage to high side FET driver. A high freq minimum 0.1uF ceramic capacitor is placed as close as possible to and connected to this pin and SW pin.
AGND	Analog ground.
FB	This pin is the error amplifiers inverting input. This pin is connected via resistor divider to the output of the switching regulator to set the output DC voltage.
COMP	This pin is the output of the error amplifier and together with FB pin is used to compensate the voltage control feedback loop.
SW	This pin is connected to source of high side FETs and provide return path for the high side driver.
HDRV	High side gate driver output.
LDRV	Low side gate driver output.
VIN	Bus voltage input provides power supply to oscillator and VIN UVLO signal.
EN	Pull up this pin to Vcc for normal operation. Pulling this pin down below 0.4V shuts down the controller and resets the soft start.
LDO FB	LDO controller feedback input. If the LDOFB pin is pulled below 0.7*Vref, an internal comparator after certain delay and pulls down LDOOUT pin and initiates the HICCUP circuitry.
LDO OUT	LDO controller output. This pin is controlling the gate of an external NCH MOSFET. The maximum rating of this pin is 16V.
PGOOD	An open drain output that requires a pull up resistor to Vcc or a voltage lower than Vcc. When FB pin reaches 90% of the reference voltage PGOOD transitions from LO to HI state.
OCP	This pin is connected to the drain of the external low side MOSFET and is the input of the over current protection(OCP) comparator. An internal current source is flown to the external resistor which sets the OCP voltage across the Rds-on of the low side MOSFET. Current limit point is this voltage divided by the Rds-on.
PGND	Power ground.
PVCC	Ldrv supply voltage. A 1uF high frequency cap must be connected from this pin to GND directly.
RT	Oscillator's frequency can be set by using an external resistor from this pin to GND. When RT pin is open, the frequency is 200kHz.

BLOCK DIAGRAM




Figure 2 - Simplified block diagram of the NX2715




Figure 3 - Simplified Demo board schematic










Figure 4 - Demo board schematic based on ORCAD

Bill of Materials

Item	Quantity	Reference	Part
1	3	C1,C5,C11	1u
2	5	C2,C7,C8,C15,C17	0.1u
3	1	C3	1n
4	1	C4	18n
5	1	C6	2.7n
6	1	C9	25TQC33M
7	1	C10	470p
8	2	C13,C14	2R5TPE330MC
9	1	C16	3.9n
10	1	C18	22u
11	1	C20	10u
12	1	D1	MBR0530T1
13	1	L2	DO5010P-152HC
14	1	M1	FDS8878
15	1	M2	FDS6676AS
16	1	M4	MTD3055
17	2	R1,R7	10
18	1	R2	6k
19	1	R3	2.49
20	1	R4	2.7k
21	3	R5,R6,R17	0
22	3	R8,R9,R13	1k
23	1	R10	6.98k
24	1	R11	12.4k
25	1	R12	4.22k
26	2	R14,R15	100k
27	1	U1	NX2715

Demoboard waveforms

Fig.5 Startup

Fig.6 Startup with preload

Fig.7 Voltage Ripple of 1.25V output

Fig.8 Output short into latch out

Fig. 9 Dynamic response of 1.25V output

Fig. 10 Dynamic response of LDO output

APPLICATION INFORMATION

Symbol Used In Application Information:

V_{IN}	- Input voltage
V_{OUT}	- Output voltage
I_{OUT}	- Output current
ΔV_{RIPPLE}	- Output voltage ripple
F_S	- Switching frequency
ΔI_{RIPPLE}	- Inductor current ripple

Design Example

Power stage design requirements:

$$V_{IN}=7-20V$$

$$V_{OUT}=1.25V$$

$$I_{OUT}=10A$$

$$\Delta V_{RIPPLE} \leq 25mV$$

$$\Delta V_{TRAN} \leq 60mV @ 5A \text{ step}$$

$$F_S=200kHz$$

Output Inductor Selection

The selection of inductor value is based on inductor ripple current, power rating, working frequency and efficiency. Larger inductor value normally means smaller ripple current. However if the inductance is chosen too large, it brings slow response and lower efficiency. Usually the ripple current ranges from 20% to 40% of the output current. This is a design freedom which can be decided by design engineer according to various application requirements. The inductor value can be calculated by using the following equations:

$$L_{OUT} = \frac{V_{IN} - V_{OUT}}{I_{RIPPLE}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S} \quad \dots(1)$$

$$I_{RIPPLE} = k \times I_{OUTPUT}$$

where k is between 0.2 to 0.4.

Select k=0.3, then

$$L_{OUT} = \frac{20V-1.25V}{0.4 \times 10A} \times \frac{1.25V}{20V} \times \frac{1}{200kHz}$$

$$L_{OUT}=1.5\mu H$$

Choose $L_{OUT}=1.5\mu H$, then coilcraft inductor

DO5010P-152HC is a good choice.

Current Ripple is calculated as

$$\begin{aligned} I_{RIPPLE} &= \frac{V_{IN} - V_{OUT}}{L_{OUT}} \times \frac{V_{OUT}}{V_{IN}} \times \frac{1}{F_S} \\ &= \frac{20V-1.25V}{1.5\mu H} \times \frac{1.25V}{20V} \times \frac{1}{200kHz} = 3.9A \quad \dots(2) \end{aligned}$$

Output Capacitor Selection

Output capacitor is basically decided by the amount of the output voltage ripple allowed during steady state(DC) load condition as well as specification for the load transient. The optimum design may require a couple of iterations to satisfy both condition.

Based on DC Load Condition

The amount of voltage ripple during the DC load condition is determined by equation(3).

$$\Delta V_{RIPPLE} = ESR \times \Delta I_{RIPPLE} + \frac{\Delta I_{RIPPLE}}{8 \times F_S \times C_{OUT}} \quad \dots(3)$$

Where ESR is the output capacitors' equivalent series resistance, C_{OUT} is the value of output capacitors.

Typically when large value capacitors are selected such as Aluminum Electrolytic, POSCAP and OSCON types are used, the amount of the output voltage ripple is dominated by the first term in equation(3) and the second term can be neglected.

For this example, POSCAP are chosen as output capacitors, the ESR and inductor current typically determines the output voltage ripple.

$$ESR_{desire} = \frac{\Delta V_{RIPPLE}}{\Delta I_{RIPPLE}} = \frac{25mV}{3.9A} = 6.4m\Omega \quad \dots(4)$$

If low ESR is required, for most applications, multiple capacitors in parallel are better than a big capacitor. For example, for 25mV output ripple, POSCAP 2R5TPE330MCC2 with 12m Ω are chosen.

$$N = \frac{ESR_E \times \Delta I_{RIPPLE}}{\Delta V_{RIPPLE}} \quad \dots(5)$$

Number of Capacitor is calculated as

$$N = \frac{12m\Omega \times 3.9A}{25mV}$$

$$N = 1.9$$

The number of capacitor has to be round up to a integer. Choose $N = 2$.

If ceramic capacitors are chosen as output capacitors, both terms in equation (3) need to be evaluated to determine the overall ripple. Usually when this type of capacitors are selected, the amount of capacitance per single unit is not sufficient to meet the transient specification, which results in parallel configuration of multiple capacitors. The amount of ceramic capacitor output ripple is :

$$\Delta V_{\text{RIPPLE}} = \text{ESR} \times \Delta I_{\text{RIPPLE}} + \frac{\Delta I_{\text{RIPPLE}}}{8 \times 200\text{kHz} \times C_{\text{OUT}}}$$

Using the above equations, although DC ripple spec can be met, however it needs to be studied for transient requirement.

Based On Transient Requirement

Typically, the output voltage droop during transient is specified as

$$\Delta V_{\text{droop}} < \Delta V_{\text{tran}} \text{ @step load } \Delta I_{\text{STEP}}$$

During the transient, the voltage droop during the transient is composed of two sections. One section is dependent on the ESR of capacitor, the other section is

a function of the inductor, output capacitance as well as input, output voltage. For example, for the overshoot when load from high load to light load with a ΔI_{STEP} transient load, if assuming the bandwidth of system is high enough, the overshoot can be estimated as the following equation.

$$\Delta V_{\text{overshoot}} = \text{ESR} \times \Delta I_{\text{step}} + \frac{V_{\text{OUT}}}{2 \times L \times C_{\text{OUT}}} \times \tau^2 \quad \dots(6)$$

where τ is the a function of capacitor, etc.

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR} \times C_{\text{OUT}}}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(7)$$

where

$$L_{\text{crit}} = \frac{\text{ESR} \times C_{\text{OUT}} \times V_{\text{OUT}}}{\Delta I_{\text{step}}} = \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} \quad \dots(8)$$

where ESR_E and C_E represents ESR and capacitance of each capacitor if multiple capacitors are used in parallel.

The above equation shows that if the selected

output inductor is smaller than the critical inductance, the voltage droop or overshoot is only dependent on the ESR of output capacitor. For low frequency capacitor such as electrolytic capacitor, the product of ESR and capacitance is high and $L \leq L_{\text{crit}}$ is true. In that case, the transient spec is mostly like to dependent on the ESR of capacitor.

Most case, the output capacitor is multiple capacitor in parallel. The number of capacitor can be calculated by the following

$$N = \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 \quad \dots(9)$$

where

$$\tau = \begin{cases} 0 & \text{if } L \leq L_{\text{crit}} \\ \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} & \text{if } L \geq L_{\text{crit}} \end{cases} \quad \dots(10)$$

For example, assume voltage droop during transient is 60mV for 5A load step.

If the POSCAP 2R5TPE330MCC2(330uF, 12mohm ESR) is used, the critical inductance is given as

$$L_{\text{crit}} = \frac{\text{ESR}_E \times C_E \times V_{\text{OUT}}}{\Delta I_{\text{step}}} = \frac{12\text{m}\Omega \times 330\mu\text{F} \times 1.25\text{V}}{5\text{A}} = 0.99\mu\text{H}$$

The selected inductor is 1.5uH which is bigger than critical inductance. In that case, the output voltage transient not only dependent on the ESR, but also capacitance.

number of capacitors is

$$\tau = \frac{L \times \Delta I_{\text{step}} - \text{ESR}_E \times C_E}{V_{\text{OUT}}} = \frac{1.5\mu\text{H} \times 5\text{A}}{1.25\text{V}} - 12\text{m}\Omega \times 330\mu\text{F} = 2.04\mu\text{s}$$

$$N = \frac{\text{ESR}_E \times \Delta I_{\text{step}}}{\Delta V_{\text{tran}}} + \frac{V_{\text{OUT}}}{2 \times L \times C_E \times \Delta V_{\text{tran}}} \times \tau^2 = \frac{12\text{m}\Omega \times 5\text{A}}{60\text{mV}} + \frac{1.25\text{V}}{2 \times 1.5\mu\text{H} \times 330\mu\text{F} \times 60\text{mV}} \times 2.04\mu\text{s}^2 = 1.74$$

The number of capacitors has to satisfy both ripple and transient requirement. Overall, we choose N=2.

It should be considered that the proposed equation is based on ideal case, in reality, the droop or overshoot is typically more than the calculation. The equation gives a good start. For more margin, more capacitors have to be chosen after the test. Typically, for high frequency capacitor such as high quality POSCAP especially ceramic capacitor, 20% to 100% (for ceramic) more capacitors have to be chosen since the ESR of capacitors is so low that the PCB parasitic can affect the results tremendously. More capacitors have to be selected to compensate these parasitic parameters.

Compensator Design

Due to the double pole generated by LC filter of the power stage, the power system has 180° phase shift, and therefore, is unstable by itself. In order to achieve accurate output voltage and fast transient response, compensator is employed to provide highest possible bandwidth and enough phase margin. Ideally, the Bode plot of the closed loop system has crossover frequency between 1/10 and 1/5 of the switching frequency, phase margin greater than 50° and the gain crossing 0dB with -20dB/decade. Power stage output capacitors usually decide the compensator type. If electrolytic capacitors are chosen as output capacitors, type II compensator can be used to compensate the system, because the zero caused by output capacitor ESR is lower than crossover frequency. Otherwise type III compensator should be chosen.

Voltage feedforward is used in NX2715 to compensate the output voltage variation caused by input voltage changing. The feedforward function is realized by using VIN pin voltage to program the oscillator ramp voltage V_{OSC} at about 1/10 of V_{IN} voltage, which provides nearly constant power stage gain under wide voltage input range.

A. Type III compensator design

For low ESR output capacitors, typically such as Sanyo oscap and poscap, the frequency of ESR zero caused by output capacitors is higher than the crossover frequency. In this case, it is necessary to com-

pensate the system with type III compensator. The following figures and equations show how to realize the type III compensator by transconductance amplifier.

$$F_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \quad \dots(11)$$

$$F_{Z2} = \frac{1}{2 \times \pi \times (R_2 + R_3) \times C_3} \quad \dots(12)$$

$$F_{P1} = \frac{1}{2 \times \pi \times R_3 \times C_3} \quad \dots(13)$$

$$F_{P2} = \frac{1}{2 \times \pi \times R_4 \times \frac{C_1 \times C_2}{C_1 + C_2}} \quad \dots(14)$$

where F_{Z1}, F_{Z2}, F_{P1} and F_{P2} are poles and zeros in the compensator.

The transfer function of type III compensator for transconductance amplifier is given by:

$$\frac{V_e}{V_{OUT}} = \frac{1 - g_m \times Z_f}{1 + g_m \times Z_{in} + Z_{in} / R_1}$$

For the voltage amplifier, the transfer function of compensator is

$$\frac{V_e}{V_{OUT}} = \frac{-Z_f}{Z_{in}}$$

To achieve the same effect as voltage amplifier, the compensator of transconductance amplifier must satisfy this condition: $R_4 \gg 2/g_m$. And it would be desirable if $R_1 || R_2 || R_3 \gg 1/g_m$ can be met at the same time.




Figure 11 - Type III compensator using transconductance amplifier

Case 1: $F_{LC} < F_O < F_{ESR}$ (for most ceramic or low ESR POSCAP, OSCON)




Figure 12 - Bode plot of Type III compensator ($F_{LC} < F_O < F_{ESR}$)

Typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_O < F_{ESR}$ and $F_O \leq 1/10 \sim 1/5 F_s$ is shown as the following steps. In this example, output voltage is 1.25V, output inductor is 1.5uH, output capacitors are two POSCAP 2R5TPE330MCC2 (330uF, 12mohm ESR)

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} = \frac{1}{2 \times \pi \times \sqrt{1.5\mu H \times 660\mu F}} = 5.06\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} = \frac{1}{2 \times \pi \times 6\text{m}\Omega \times 660\mu F} = 40\text{kHz}$$

2. Set R_4 equal to 2.5k Ω .

3. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{z1} \times R_4} = \frac{1}{2 \times \pi \times 0.75 \times 5.06\text{kHz} \times 2.5\text{k}\Omega} = 17\text{nF}$$

Choose $C_2 = 18\text{nF}$.

4. Calculate C_1 by equation (14) with pole F_{p2} at one third of the switching frequency.

$$C_1 = \frac{1}{2 \times \pi \times R_4 \times F_{p2}} = \frac{1}{2 \times \pi \times 2.5\text{k}\Omega \times 66.7\text{kHz}} = 959\text{pF}$$

Choose $C_1 = 1\text{nF}$.

5. Calculate C_3 with the crossover frequency F_O at 15kHz.

$$C_3 = \frac{V_{OSC}}{V_{IN}} \times \frac{2 \times \pi \times F_O \times L \times C_{OUT}}{R_4} = \frac{1}{10} \times \frac{2 \times \pi \times 15\text{kHz} \times 1.5\mu H \times 660\mu F}{2.5\text{k}\Omega} = 3.7\text{nF}$$

Choose $C_3 = 3.9\text{nF}$.

6. Calculate R_3 by equation (13) with $F_{p1} = F_{ESR}$.

$$R_3 = \frac{1}{2 \times \pi \times F_{p1} \times C_3} = \frac{1}{2 \times \pi \times 40\text{kHz} \times 3.9\text{nF}} = 1\text{k}\Omega$$

Choose $R_3 = 1\text{k}\Omega$.

7. Calculate R_2 by setting compensator zero F_{z2} at the LC double pole.

$$R_2 = \frac{1}{2 \times \pi \times C_3} \times \left(\frac{1}{F_{z2}} - \frac{1}{F_{p1}} \right) = \frac{1}{2 \times \pi \times 3.9\text{nF}} \times \left(\frac{1}{5.06\text{kHz}} - \frac{1}{40\text{kHz}} \right) = 7.05\text{k}\Omega$$

Choose $R_2 = 6.98\text{k}\Omega$.

8. Calculate R_1 .

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{6.98k\Omega \times 0.8V}{1.25V - 0.8V} = 12.4k\Omega$$

Choose $R_1 = 12.4k\Omega$.

Case 2: $F_{LC} < F_{ESR} < F_o$ (for electrolytic capacitors)




Figure 13 - Bode plot of Type III compensator
($F_{LC} < F_{ESR} < F_o$)

If electrolytic capacitors are used as output capacitors, typical design example of type III compensator in which the crossover frequency is selected as $F_{LC} < F_{ESR} < F_o$ and $F_o < 1/10F_s$ is shown as the following steps. Here two SANYO MV-WF1000 with 18 mΩ is chosen as output capacitor, output inductor is 2.2uH, output voltage is 1.05V, switching frequency is 200kHz.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} = \frac{1}{2 \times \pi \times \sqrt{2.2uH \times 2000uF}} = 2.4kHz$$

$$F_{ESR} = \frac{1}{2 \times \pi \times ESR \times C_{OUT}} = \frac{1}{2 \times \pi \times 9m\Omega \times 2000uF} = 8.8kHz$$

2. Set R_4 equal to 2.5kΩ.

3. Calculate C_2 with zero F_{z1} at 75% of the LC double pole by equation (11).

$$C_2 = \frac{1}{2 \times \pi \times F_{Z1} \times R_4} = \frac{1}{2 \times \pi \times 0.75 \times 2.4kHz \times 2.5k\Omega} = 35nF$$

Choose $C_2 = 33nF$.

4. Calculate C_1 by equation (14) with pole F_{p2} at one third of the switching frequency.

$$C_1 \approx \frac{1}{2 \times \pi \times R_4 \times F_{P2}} \approx \frac{1}{2 \times \pi \times 2.5k\Omega \times 66.7kHz} \approx 959pF$$

Choose $C_1 = 1nF$.

5. Calculate R_3 with the crossover frequency F_o at 15kHz.

$$R_3 = \frac{V_{IN}}{V_{OSC}} \times \frac{ESR \times R_4}{2 \times \pi \times F_o \times L} = 10 \times \frac{9m\Omega \times 2.5k\Omega}{2 \times \pi \times 15kHz \times 1uH} = 1.08k\Omega$$

Choose $R_3 = 1.2k\Omega$.

6. Calculate C_3 by equation (13) with $F_{p1} = F_{ESR}$.

$$C_3 = \frac{1}{2 \times \pi \times F_{P1} \times R_3} = \frac{1}{2 \times \pi \times 8.8kHz \times 1.2k\Omega} = 14nF$$

Choose $C_3 = 15nF$.

7. Calculate R_2 by setting compensator zero F_{Z2} at the LC double pole.

$$R_2 = \frac{1}{2 \times \pi \times C_3} \times \left(\frac{1}{F_{z2}} - \frac{1}{F_{p1}} \right)$$

$$= \frac{1}{2 \times \pi \times 15\text{nF}} \times \left(\frac{1}{2.4\text{kHz}} - \frac{1}{8.8\text{kHz}} \right)$$

$$= 3.2\text{k}\Omega$$

Choose $R_2 = 4\text{k}\Omega$.

8. Calculate R_1 .

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} = \frac{4\text{k}\Omega \times 0.8\text{V}}{1.05\text{V} - 0.8\text{V}} = 12.8\text{k}\Omega$$

Choose $R_1 = 12.7\text{k}\Omega$.

B. Type II compensator design

If the electrolytic capacitors are chosen as power stage output capacitors, usually the Type II compensator can be used to compensate the system.

For this type of compensator, F_o has to satisfy $F_{LC} < F_{ESR} \ll F_o < 1/10F_s$.




Figure 14 - Bode plot of Type II compensator

Type II compensator can also be realized by simple RC circuit without feedback as shown in figure 15. R_3 and C_1 introduce a zero to cancel the double pole effect. C_2 introduces a pole to suppress the switching noise.

The following equations show the compensator pole zero location and constant gain.

$$\text{Gain} = g_m \times \frac{R_1}{R_1 + R_2} \times R_3 \quad \dots(15)$$

$$F_z = \frac{1}{2 \times \pi \times R_3 \times C_1} \quad \dots(16)$$

$$F_p \approx \frac{1}{2 \times \pi \times R_3 \times C_2} \quad \dots(17)$$




Figure 15 - Type II compensator with transconductance amplifier

The following is parameters for type II compensator design. Input voltage is 12V, output voltage is 2.5V, output inductor is 2.2uH, output capacitors are two 680uF with 41m Ω electrolytic capacitors.

1. Calculate the location of LC double pole F_{LC} and ESR zero F_{ESR} .

$$F_{LC} = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}}$$

$$= \frac{1}{2 \times \pi \times \sqrt{2.2\text{uH} \times 1360\text{uF}}}$$

$$= 2.9\text{kHz}$$

$$F_{ESR} = \frac{1}{2 \times \pi \times \text{ESR} \times C_{OUT}}$$

$$= \frac{1}{2 \times \pi \times 20.5\text{m}\Omega \times 1360\text{uF}}$$

$$= 5.7\text{kHz}$$

1. Set R_2 equal to 10k Ω . Using equation 18, the final selection of R_1 is 4.7k Ω .

2. Set crossover frequency at 1/20 of the swithing frequency, here $F_o=10$ kHz.

3. Calculate R_3 value by the following equation.

$$\begin{aligned} R_3 &= \frac{V_{OSC}}{V_{in}} \times \frac{2 \times \pi \times F_o \times L}{R_{ESR}} \times \frac{1}{g_m} \times \frac{V_{OUT}}{V_{REF}} \\ &= \frac{1}{10} \times \frac{2 \times \pi \times 10 \text{kHz} \times 2.2 \mu\text{H}}{20.5 \text{m}\Omega} \times \frac{1}{2.5 \text{mA/V}} \\ &\quad \times \frac{2.5 \text{V}}{0.8 \text{V}} \\ &= 0.8 \text{k}\Omega \end{aligned}$$

Choose $R_3 = 1 \text{k}\Omega$.

4. Calculate C_1 by setting compensator zero F_z at 75% of the LC double pole.

$$\begin{aligned} C_1 &= \frac{1}{2 \times \pi \times R_3 \times F_z} \\ &= \frac{1}{2 \times \pi \times 1 \text{k}\Omega \times 0.75 \times 2.9 \text{kHz}} \\ &= 70 \text{nF} \end{aligned}$$

Choose $C_1 = 68 \text{nF}$.

5. Calculate C_2 by setting compensator pole F_p at half the swithing frequency.

$$\begin{aligned} C_2 &= \frac{1}{\pi \times R_3 \times F_s} \\ &= \frac{1}{\pi \times 1 \text{k}\Omega \times 300 \text{kHz}} \\ &= 530 \text{pF} \end{aligned}$$

Choose $C_2 = 560 \text{pF}$.

Output Voltage Calculation

Output voltage is set by reference voltage and external voltage divider. The reference voltage is fixed at 0.8V. The divider consists of two ratioed resistors so that the output voltage applied at the Fb pin is 0.8V when the output voltage is at the desired value. The following equation applies to figure 16, which shows the relationship between V_{OUT} , V_{REF} and voltage divider.




Figure 16 - Voltage divider

$$R_1 = \frac{R_2 \times V_{REF}}{V_{OUT} - V_{REF}} \quad \dots(18)$$

where R_2 is part of the compensator, and the value of R_1 value can be set by voltage divider.

Input Capacitor Selection

Input capacitors are usually a mix of high frequency ceramic capacitors and bulk capacitors. Ceramic capacitors bypass the high frequency noise, and bulk capacitors supply switching current to the MOSFETs. Usually 1 μF ceramic capacitor is chosen to decouple the high frequency noise. The bulk input capacitors are decided by voltage rating and RMS current rating. The RMS current in the input capacitors can be calculated as:

$$\begin{aligned} I_{RMS} &= I_{OUT} \times \sqrt{D} \times \sqrt{1-D} \\ D &= \frac{V_{OUT}}{V_{INMIN}} \end{aligned} \quad \dots(19)$$

$V_{INMIN} = 7 \text{V}$, $V_{OUT} = 1.05 \text{V}$, $I_{OUT} = 10 \text{A}$, the result of input RMS current is 3.8A.

For higher efficiency, low ESR capacitors are recommended. One Sanyo OSCON CAP 25SVP56M 25V 56 μF 28m Ω with 3.8A RMS rating are chosen as input bulk capacitors.

Power MOSFETs Selection

The NX2715 requires two N-Channel power MOSFETs. The selection of MOSFETs is based on maximum drain source voltage, gate source voltage, maximum current rating, MOSFET on resistance and power dissipation. The main consideration is the power loss contribution of MOSFETs to the overall converter efficiency. For example, two IRF7822 are used in application. They have the following parameters: $V_{DS}=30V$, $I_D=18A$, $R_{DS(ON)}=6.5m\Omega$, $Q_{GATE}=44nC$.

There are two factors causing the MOSFET power loss: conduction loss, switching loss.

Conduction loss is simply defined as:

$$\begin{aligned} P_{HCON} &= I_{OUT}^2 \times D \times R_{DS(ON)} \times K \\ P_{LCON} &= I_{OUT}^2 \times (1-D) \times R_{DS(ON)} \times K \\ P_{TOTAL} &= P_{HCON} + P_{LCON} \end{aligned} \quad \dots(20)$$

where the $R_{DS(ON)}$ will increase as MOSFET junction temperature increases, K is $R_{DS(ON)}$ temperature dependency. As a result, $R_{DS(ON)}$ should be selected for the worst case, in which K approximately equals to 1.4 at 125°C according to datasheet. Conduction loss should not exceed package rating or overall system thermal budget.

Switching loss is mainly caused by crossover conduction at the switching transition. The total switching loss can be approximated.

$$P_{SW} = \frac{1}{2} \times V_{IN} \times I_{OUT} \times T_{SW} \times F_S \quad \dots(21)$$

where I_{OUT} is output current, T_{SW} is the sum of T_R and T_F which can be found in mosfet datasheet, and F_S is switching frequency. Switching loss P_{SW} is frequency dependent.

Also MOSFET gate driver loss should be considered when choosing the proper power MOSFET. MOSFET gate driver loss is the loss generated by discharging the gate capacitor and is dissipated in driver circuits. It is proportional to frequency and is defined as:

$$P_{gate} = (Q_{HGATE} \times V_{HGS} + Q_{LGATE} \times V_{LGS}) \times F_S \quad \dots(22)$$

where Q_{HGATE} is the high side MOSFETs gate charge, Q_{LGATE} is the low side MOSFETs gate charge, V_{HGS} is the high side gate source voltage, and V_{LGS} is the low side gate source voltage.

This power dissipation should not exceed maximum power dissipation of the driver device.

Over Current Limit Protection

Over current protection is achieved by sensing current through the low side MOSFET. An internal current source of 32uA flows through an external resistor connected from OCP pin to SW node sets the over current protection threshold. When synchronous FET is on, the voltage at node SW is given as

$$V_{SW} = -I_L \times R_{DS(ON)}$$

The voltage at pin OCP is given as

$$I_{OCP} \times R_{OCP} + V_{SW}$$

When OCP pin voltage is below zero, the over current occurs after three cycles as shown in figure 17, both Hdrv and Ldrv will be shut down.





Figure 17 - Over Current Protection Waveform and Block Diagram

The over current limit can be set by the following equation:

$$I_{SET} = \frac{I_{OCP} \times R_{OCP}}{K \times R_{DSON}}$$

If MOSFET $R_{DSON}=6.5m\Omega$, the worst case thermal consideration $K=1.5$ and the current limit is set at 15A, then

$$R_{OCP} = \frac{I_{SET} \times K \times R_{DSON}}{I_{OCP}} = \frac{15A \times 1.5 \times 6.5m\Omega}{32\mu A} = 4.57k\Omega$$

Choose $R_{OCP}=4.64k\Omega$.

For NX2715, if switching channel goes into OCP and latch up, the LDO will be latch up at the same time.

LDO Selection Guide

NX2715 offers a LDO controller. The selection of MOSFET to meet LDO is more straight forward. The selection is that the R_{dson} of MOSFET should meet the dropout requirement. For example.

$$V_{LDOIN} = 3.3V$$

$$V_{LDOOUT} = 2.5V$$

$$I_{Load} = 2A$$

The maximum R_{dson} of MOSFET should be

$$R_{RDSON} = (V_{LDOIN} - V_{LDOOUT}) \times I_{LOAD} \\ = (3.3V - 2.5V) / 2A = 0.4\Omega$$

Most of MOSFETs can meet the requirement. More important is that MOSFET has to be selected right package to handle the thermal capability. For LDO, maximum power dissipation is given as

$$P_{LOSS} = (V_{LDOIN} - V_{LDOOUT}) \times I_{LOAD} \\ = (3.3V - 2.5V) \times 2A = 1.6W$$

Select IR MOSFET IRFR3706 with $9m\Omega R_{DSON}$ is sufficient.

LDO Compensation

The diagram of LDO controller including VCC regulator is shown in the following figure.

For most low frequency capacitor such as electrolytic, POSCAP, OSCON, etc, the compensation parameter can be calculated as follows.

$$C_C = \frac{1}{4 \times \pi \times F_o \times R_{f1}} \times \frac{g_m \times ESR}{1 + g_m \times ESR}$$

where F_o is the desired crossover frequency.

Typically, in this LDO compensation, crossover frequency F_o has to be higher than zero caused by ESR. F_o is typically around several tens kHz to a few hundred kHz. For this example, we select $F_o=100kHz$. g_m is the forward trans-conductance of MOSFET.




Figure 18 - NX2715 LDO controller.

For IRFR3706, $g_m=53$.

Select $R_{f1}=5k\Omega$.

Output capacitor is Sanyo POSCAP 4TPE150MI with 150uF, ESR=18mohm.

$$C_C = \frac{1}{4 \times \pi \times 100kHz \times 5k\Omega} \times \frac{53 \times 18m\Omega}{1 + 53 \times 18m\Omega} = 77pF$$

Choose $C_C=82pF$. For electrolytic or POSCAP, R_C is typically selected to be zero.

R_{f2} is determined by the desired output voltage.

$$R_{f2} = \frac{R_{f1} \times V_{REF}}{V_{LDOOUT} - V_{REF}} \\ = \frac{5k\Omega \times 0.8V}{1.6V - 0.8V} \\ = 5k\Omega$$

Choose $R_{f2}=5k\Omega$.

When ceramic capacitors or some low ESR bulk capacitors are chosen as LDO output capacitors, the zero caused by output capacitor ESR is so high that crossover frequency F_o has to be chosen much higher than zero caused by R_C and C_C and much lower than zero caused by ESR. For example, 22uF ceramic is used as output capacitor. We select $F_o=100kHz$, $R_{f1}=1k\Omega$ and select MOSFET MTD3055 ($g_m=5$). R_C and C_C can be calculated as follows.

$$R_c = R_{f1} \times \frac{2 \times \pi \times F_o \times C_o}{0.5 \times g_m}$$

$$= 1k\Omega \times \frac{2 \times \pi \times 100kHz \times 22\mu F}{0.5 \times 5S}$$

$$= 5.4k\Omega$$

Choose $R_c = 5.4k\Omega$.

$$C_c = \frac{10 \times C_o}{R_c \times g_m}$$

$$= \frac{10 \times 22\mu F}{2 \times \pi \times 5.4k\Omega \times 5S}$$

$$= 1.3nF$$

Choose $C_c = 1.2nF$.

Current Limit for LDO

Current limit of LDO is achieved by sensing the LDO feedback voltage. When LDO_FB pin is below 70% of V_{REF} , the IC goes into latch up. The IC will turn off all the channel and latch up.

Over Voltage Protection

When FB pin voltage exceeds 1.04V ($130\% \times V_{REF}$) and be there for three cycles, over voltage protection will be triggered. Hdrv turns low and Ldrv turns high. Ldrv will be from high to low once FB voltage falls below 0.68V ($85\% \times V_{REF}$).




Figure 19 - OVP trigger threshold.

Layout Considerations

The layout is very important when designing high frequency switching converters. Layout will affect noise pickup and can cause a good design to perform with less than expected results.

There are two sets of components considered in the layout which are power components and small signal components. Power components usually consist of input capacitors, high-side MOSFET, low-side MOSFET, inductor and output capacitors. A noisy environment is generated by the power components due to the switching power. Small signal components are connected to sensitive pins or nodes. A multilayer layout which includes power plane, ground plane and signal plane is recommended.

Layout guidelines:

1. First put all the power components in the top layer connected by wide, copper filled areas. The input capacitor, inductor, output capacitor and the MOSFETs should be close to each other as possible. This helps to reduce the EMI radiated by the power loop due to the high switching currents through them.
2. Low ESR capacitor which can handle input RMS ripple current and a high frequency decoupling ceramic cap which usually is 1uF need to be practically touching the drain pin of the upper MOSFET, a plane connection is a must.
3. The output capacitors should be placed as close as to the load as possible and plane connection is required.
4. Drain of the low-side MOSFET and source of the high-side MOSFET need to be connected thru a plane and as close as possible. A snubber needs to be placed as close to this junction as possible.
5. Source of the lower MOSFET needs to be connected to the GND plane with multiple vias. One is not enough. This is very important. The same applies to the output capacitors and input capacitors.
6. Hdrv and Ldrv pins should be as close to MOSFET gate as possible. The gate traces should be wide and short. A place for gate drv resistors is needed to fine tune noise if needed.
7. Vcc capacitor, BST capacitor or any other by-

passing capacitor needs to be placed first around the IC and as close as possible. The capacitor on comp to GND or comp back to FB needs to be placed as close to the pin as well as resistor divider.

8. The output sense line which is sensing output back to the resistor divider should not go through high frequency signals.

9. All GNDs need to go directly thru via to GND plane.

10. The feedback part of the system should be kept away from the inductor and other noise sources, and be placed close to the IC.

11. In multilayer PCB, separate power ground and analog ground. These two grounds must be connected together on the PCB layout at a single point. The goal is to localize the high current path to a separate loop that does not interfere with the more sensitive analog control function.