Edited by Bill Travis

Motor uses simple reverse-battery protection

Dongjie Cheng, Allegro Microsystems, Warminster, PA

HIS DESIGN Idea presents a lowside, reverse-battery-protection technique for a dc-motor system. The system in Figure 1 incorporates two protection options. The common practice of using a diode for reverse-battery protection does not work with dc motors' inductive loads. In Figure 1, an Allegro (www.allegromi cro.com) A3940, a low-cost power MOS-FET controller,

drives a dc motor. An H-bridge for driving the motor comprises the nchannel MOSFETS Q_0 to Q_3 . To change the

motor's direction from forward (current flowing from Phase A to Phase B) to reverse, the direction of current in the motor winding must reverse. This reversal means that Q_0 and Q_3 switch from on to off, and Q_1 and Q_2 switch from off to on. For an inductive load, the induced volt-

| Motor uses simple | |
|---|---------------|
| reverse-battery protection | 99 |
| Simple setup tests bit-error rate | |
| Solar-powered motor runs on 10 nA | |
| Photovoltaic switch disables unused LEDs | |
| Boost converter works with wide-range negative-input supp | ly 106 |



ideas

age, E, produced by a change in current is E = L(di/dt), where L is the inductance, and di/dt is the rate of change of the current. The induced voltage opposes any change in current. Therefore, after the switches attempt a current reversal, current continues to flow forward (forced by the induced voltage) from ground back to the power supply through Q_2 and Q_1 . The current gradually decays to zero and then reverses direction. If a reverse-batteryprotection diode is present in the current path, the decaying current is blocked and a large voltage can develop across the protection diode. Thus, the normal current recirculation meets interference. Further, the protection diode may break down, and potentially destructive voltages can appear on the FETs and the IC.

Figure 1 shows how to implement reverse-battery protection using the nchannel MOSFET, Q_6 , at the ground (low side) of a power supply. You can use either Option A (solid line) or Option B (broken line) to complete the circuit protection. If you use Option A, remove Q_e. If you use Option B, you should cut open the bold trace marked "Option A." In both options, Q₆ is connected such that its source connects to the H bridge, its drain to the power-supply ground, and its gate to the VREG13 output (a regulated 13.5V). At power-up, the body diode of Q₆, D₁, is forward-biased and provides the dc current path that allows the IC to power up. As the VREG13 regulator powers up, it turns on Q₆, which provides a lower resistance path to ground than does the body diode, D₁. Thus, Q₆ connects the IC's ground and the power supply's ground. In normal operation, the motor current in the H bridge can flow from the power supply to ground or from ground back to the power supply through Q. In the case of a reverse-battery condition, Q₄ stays off, because the VREG13 voltage is

The best of design ideas



not available and the Q_6 body diode, D_1 , is reverse-biased, preventing any reversecurrent flow.

We devised Option B because of a concern that switching noise may appear at the IC's ground if Q_6 's on-resistance is not low enough. By opening the connection labeled Option A, you isolate the IC ground from the potentially noisier connection at the source of Q_6 . Q_5 is configured and operates in the same fashion as Q_6 . Q_5 can have higher on-resistance than Q_6 , and, in this configuration, you may relax the on-resistance requirements for Q_6 . Experiments have demonstrated that both options work equally well if you carefully choose Q_6 's on-resistance.

Simple setup tests bit-error rate

Israel Schneiderman, Rosslare Israel Ltd, Rosh Ha'ayin, Israel

RADITIONALLY, THE reception quality of a digital receiver is expressed in terms of BER (bit-error rate). This figure is the proportion of received bit errors in a given period. Typically, you measure the BER in the lab by applying an RF signal, modulated by a pseudorandom code, to the receiver under test. This Design Idea suggests an alternative method based on the use of a simple square wave. This method may not be superior to the usual technique, but it is simple to implement and gives a reliable result. The simplicity of the method is based on the fact that it requires no complex synchronization. Admittedly, a square wave is not truly representative of the data a receiver encounters in normal use (Figure 1). The square wave to modulate the RF carrier is phase-shifted to allow for the delay in the receiver. An exclusive-OR gate produces a sampling pulse at each bit transition-typically, 10% of the data-bit width. This sample pulse samples the raw data the receiver generates, producing clean data.

The key to understanding this technique is to keep in mind that a string





The BER tester uses a signal generator with OOK (on/off-key) modulation.



This timing diagram illustrates the operating principles of a simple BER tester.

Figure 1

of two successive ones or zeros indicates an error. A D flip-flop implementing a 1-bit delay detects the error.

You can display error pulses on an oscilloscope or count them by using a frequency counter. **Figure 2** shows a typical test setup. You modulate the RF generator at the prescribed data rate. Note that a 500-Hz square wave is equivalent to a baud rate of 1 kbps. Both the modulating signal and the received data feed into the BER-test board. You adjust the sampling signal to be near the end of the received-data pulse. In many digital receivers, this arrangement yields a fair approximation to a correlation receiver. Error pulses appear on the oscilloscope. If you wish, for example, to set the RF level for a BER of 1-to-100, you reduce the RF level to the receiver such that, in a 100-msec sweep you see, on average, one error pulse per sweep.

In **Figure 3**, IC_1 and potentiometer P_1 form the basis of an adjustable phase shifter. R_2 provides hysteresis, and R_1 , C_1 , and IC_2 form a differentiator that provides a sampling pulse train. The first flip-flop clocked by the sampling pulse makes a hard decision concerning each bit. The next D flip-flop, together with exclusive-OR gate IC_{2B} detects the occurrence of two successive identical bits.





The simple BER tester uses an adjustable phase shifter and a differentiator.

This situation constitutes an error. A final D flip-flop and a transistor ensure that the Error output is clean. The construction of the system follows the circuit diagram in **Figure 3**. It sets an HP8647 RF signal generator at 868.35 MHz, and a function generator provides OOK (on/off-key) modulation. The receiver under test was a Melexis (www.melexis. com) TH7122 at 868.35 MHz in the OOK-modulation mode. Adjust the RF level to vary the error rate. This design obtains an RF level of -107 dBm for a 1-to-1000 BER and -108 dBm for a BER of 1-to-100, levels consistent with the data sheet. You should take care when you're

implementing OOK. Most RF generators provide AM. Thus, you must remove 3 dB from the displayed RF value. You can use this technique for other types of binary modulation, such as FSK (frequency-shift keying), for example.□

Solar-powered motor runs on 10 nA

Stepan Novotill, Victoria, BC, Canada

Designs FOR SOLAR-POWERED applications with low-duty-cycle requirements can often rely on capacitors for energy storage in place of less reliable batteries. Typical applications include solar positioning, telemetry transmitters, chemical pumps, data loggers, and solar-powered toys. The circuit in **Figure 1** can run a small pager motor from the output of a small calculatortype solar cell in near darkness. The circuit works by repeatedly charging a 4700-µF capacitor, C, to

1.75V and then dumping the charge into the motor. Only the self-leakage current of the solar cell limits low-light operation. The circuit itself has such low leak-



By repeatedly charging a storage capacitor and then dumping its charge into a small motor, this circuit can run the motor on only 10 nA of current.



age currents and trigger-current requirements that it can run the motor on 10 nA of current if you use a low-leakage energy-storage capacitor. Transistors Q_1 and Q_2 form a regenerative pair similar to a thyristor. The 1N4007 diodes take the place of pullup and pulldown resistors, and the diodes bypass the leakage current of the transistors and LED.

As the C₁'s charge approaches 1.75V, the green LED starts to conduct, causing Q₁ to turn on and feed current to the base of Q₂. The amplified base current appears as a disturbance at the collector of Q₂. The emitter-base drop of output transistor Q₄ isolates the collector of Q₂ from the output transistor, and the emitter-basedrop of Q₃ and the 10-nF capacitor, C₂, isolate Q₂ from the dc bias at the base of

 Q_{2} . However, the nanoamp-magnitude ac disturbance at the collector of Q2 couples into the base of Q_1 via C_2 , causing fierce regenerative action. You achieve nanoamp triggering and charging of C₁ through the use of leakage diodes in place of pullup resistors, through isolation of the load at the start of regeneration, and through the dc isolation of Q₁'s bias voltage from the collector of Q2 at start of regeneration. As regenerative action continues, a dc latching path appears between the base of Q1 and the collector of Q_2 through transistor Q_3 . At this point, output transistor Q₄ also enters saturation, and the motor runs.

The high motor load quickly discharges C_1 toward 1.1V, at which point Q_1 can no longer sustain regenerative action because of the voltage loss in the emitter-collector junctions of Q_1 and Q_3 . The 100Ω resistor and the reverse charge on C_2 drive Q_1 into cutoff and another energy-storage-capacitor charging cycle begins. Substitute a blue LED for the green one or add diodes in series with the LED to increase circuit-firing voltage beyond 1.75V. You can use 10-M Ω resistors in place of 1N4007 diodes to improve noise immunity if you don't need less-than-1- μ A operation. Capacitors become leaky if you leave them in storage. You may need to condition such capacitors by applying a 9V battery to the capacitor for a few days. Use two solar panels in series to provide enough voltage for very-lowlight operation.□

Photovoltaic switch disables unused LEDs

Lance McBride, Monterey Bay Aquarium Research Institute, Moss Landing, CA

N MANY APPLICATIONS, it's desirable to disable LEDs used for system verification. Many options are available for the disabling function, including manual SPST (single-pole single-throw) switches, enhancement- and depletion-mode MOSFETs, bipolar-junction transistors, and JFETs. The circuit in **Figure 1** automatically disables the LEDs when a mechanical housing encloses the circuit card, thereby preventing you from accidentally leaving the LEDs on to waste power. The main switch portion of the circuit

comprises an amplified photovoltaic cell (photodiode) and a small, n-channel MOSFET. The amplified photodiode signal provides drive to the MOSFET's gate when enough light is available. Because the photodiode generates its own power from the available light, the amplified photodiode IC consumes only microwatts in a unity-gain configuration.

Originally, I considered using a series string of photodiodes to directly drive the MOSFET's gate. However, the integrated OPT101 design provides reliable operation under a number of light conditions. If you adjust the gain of the am-



This circuit configuration turns off unneeded LEDs when it's dark.

plifier, the circuit can function in both bright and dim applications. I use multiple MOSFETs for unique voltage ranges in which the LED would suffer damage from excessive reverse-bias voltages. This precaution is important in a design with multiple power-supply voltages. For instance, if you used only one MOSFET to control the LEDs in a design using 3.3 and 12V supplies, the reverse voltage across the 3.3V LED would be 8.7V when the switch is off. This reverse voltage exceeds the absolute maximum rating for many LEDs. If you need to control status LEDs using a microcontroller or some other logic-level device, add another MOSFET between the LED and the light-switch circuit. This configuration allows the light switch to act as a master on/off switch and the logic device to act as a secondary on/off control.□



Boost converter works with wide-range negative-input supply

Mike Wong, Intersil Corp, Milpitas, CA

A SSUME THAT A DESIGN requires positive voltage, but only a negative-voltage power source is available. Using a standard boost-converter IC in the circuit of **Figure 1**, you can efficient-

ly generate a positive voltage from a negative source. The boost converter generates an output voltage that's higher than the input voltage. Because the output voltage—5V in this example—is higher than the negative-input-voltage ground level, the circuit does not violate the boost-converter principle. The circuit in **Figure 1** uses the EL7515, a standard boost converter. The ground pins of the converter IC connect to a negative-voltage input source. Ground becomes the "positive" input source. V_{OUT} is as follows: $V_{OUT} = -V_{FB}(R_2/R_1) = -1.33V$ (37.5k $\Omega/$ $10k\Omega) = -5V$. The Q₁ and Q₂ pnp transistors form a translator that scales the 5V

output voltage (referred to ground) to a feedback voltage referred to the negative input. The transistor pair also eliminates temperature-change and voltage-drop effects. As the negative input voltage decreases, Q_2 runs at an increasingly higher current than Q_1 , causing additional transistor-offset mismatch.

For optimal line regulation, you should set Q_1 and Q_2 to operate at the same currents



By using its ground terminals as the negative-voltage input, a boost converter can efficiently generate a positive output voltage.

with the nominal input-voltage applied. **Figure 2** shows the line-regulation results. The maximum output-to-input voltage difference must be within the



boost converter's internal power FET drain-to-source breakdown voltage (V_{DS}). For the EL7515, the maximum V_{DS} is 18V. For the 5V output, the minimum

(most negative) input voltage is -12V. A 1V safety margin compensates for the D₁ diode drop and any voltage spikes on the drain of the power FET. **Figure 3** shows the load-regulation test results. The maximum output current is a function of the input-to-output voltage ratio and current-limit setting of the boost converter. As **Figure 4** shows, the circuit yields greater than 80% efficiency at 200-mA output.



negative inputs.

The output voltage varies by less than 14 mV over the full range of output currents.



The efficiency of the circuit peaks at 81% for medium output current (200 mA).