Edited by Bill Travis

Small, 915-MHz antenna beats monopole

VIA=0.5 IN

Dave Cuthbert and Bob Casiano, Micron Technology, Boise, ID

915-MHz data-acquisition project required a small antenna, but the available antennas lacked the necessary characteristics: efficiency, compactnessthat is, smaller than a standard 3-in. monopole—with adequate bandwidth, and with amenability to modeling by inexpensive NEC-2 antenna software. (To learn more about NEC antenna software, go to www.nit tany-scientific.com/nec.) The result of this design effort, called the "Tab" antenna for its square shape



ideas

30Ω resistor in series with a 78-fF capacitor. The capacitance of each RC load is equal to the difference between the transmission-line capacitances calculated with FR-4 as the dielectric and with vacuum as the dielectric. You calculate the resistance of each RC load using the publication of 0.02. The fell

properties, you add pe-

riodic RC loads be-

tween the transmis-

sion-line elements. The

loads are the small

boxes in Figure 2, and

each load comprises a

has the following characteristics:

 a square shape, 1.25 in. per side (0.1 wavelengths);

monopole.

- the ability to be constructed in FR-4 pc board;
- linear polarization;
- a 2-to-1 VSWR (voltage-standingwave-ratio) bandwidth of 46 MHz (5% bandwidth);
- the ability to be mounted parallel or



The square grids represent loads of 30Ω in series with 78-fF capacitors.

perpendicular to a pc board;

This 915-MHz antenna measures only 1.25 in. sq yet outperforms a standard 3-in.

- enhanced suppression of secondand third-harmonic radiation; and
- the ability to be mechanically trimmable to resonance.

The Tab antenna is a folded monopole that you miniaturize by forming it into an inverted L with a downward bend at the end (**Figure 1**). You can solder it perpendicular to a pc board or build it as

part of a pc board and place it at a corner. The folded section transforms the 12.5Ω radiation resistance to 50Ω and provides secondharmonic suppression. Third-harmonic suppression comes from an open stub near the base of the antenna. Detailed NEC-2 modeling explores the sensitivity to changes in the dimensions and optimized harmonic suppression. Because NEC models wire antennas in a vacuum and the Tab antenna is built on FR-4, you must incorporate the dielectric properties of the dielectric between the antenna elements into the model.

To incorporate the dielectric

lished FR-4 loss tangent of 0.02. The following formulas determine the approximate RC values for the transmission-line loads:

$$Z_0 = \frac{276}{\sqrt{Er}} \log_{10} \left(\frac{2D}{d}\right),$$

where D is the conductor spacing and d is the conductor diameter.

$$C = \frac{t_{PROP_VACUUM}\sqrt{Er}}{Z_0}.$$
$$R = \frac{LOSS TANGENT}{2\pi fC}.$$

Small, 915-MHz antenna beats monopole	73
Digital signal controls sine generator	74
Transmitter accurately transfers voltage input	76
Absolute-value circuit delivers high bandwidth	80
Publish your Design Idea in <i>EDN</i> . Se What's Up section at www.edn.com.	e the



You calculate the RC load parameters for 915 MHz and place them every 0.1 in. (approximately 5°) along the line. You use the following parameters in the calculations:

- D=62 mils,
- d=20 mils,
- effective Er (dielectric constant) of FR-4=3,
- loss tangent=0.02, and
- $t_{PROP_VACUUM} = 85 \text{ psec/in.}$ Table 1 shows the effective

parameters in air and in the FR-4 medium. You use iterative modeling to determine the antenna di-

mensions with the following design parameters: The first vertical section and the horizontal section must be of equal lengths, the feedpoint impedance target is 50Ω , and the resonant frequency is 915 MHz. You meet these design criteria with a simulated antenna height of 1.3 in. and a total element length of 3.3 in. The actual element length of 3 in. stems from dielectric loading. You also shorten the actual antenna height to 1.25 in. to compensate for the impedance increase that the dielectric loss causes. Note that the modified NEC model accounts only for the dielectric between the antenna elements.

TABLE 1	-AN	tenna i	PARAMETE	RS IN
AIR AND	IN F	R-4 PC-B	BOARD MA	TERIAL
Dielectric	Er	Ζ, (Ω)	C (fF)	R
Air	1	219	39/0.1 in.	Infinite
FR-4	3	126	117/0.1 in.	30Ω
RC load			78	30Ω



The simulated VSWR figures of the Tab antenna agree closely with the measured results.

The folded section, functioning as a shorted 180° transmission line at 1830 MHz, provides second-harmonic suppression. And, although the optimum point for the short circuit is 1.75 in. from the feedpoint, you can achieve second-

harmonic suppression of 25 dB by placing the short within 10% of this point. The location of the short has little effect at 915 MHz. An open trans-

mission line at the feedpoint that is 90° at 2745 MHz provides third-harmonic suppression. This line creates a near-short cir-

> cuit at 2745 MHz and provides harmonic suppression of 15 dB when you trim it to within 5% of the optimum length. **Table 2** compares the simulated harmonic suppression of the Tab antenna with that of a quarter-wavelength

monopole with a 50Ω source driving both antennas.

The Tab antenna has 20mil-wide traces on opposite sides of 62-mil FR-4 and mounting pads at three locations to allow soldering the antenna securely to a larger board. You tune the antenna by trimming the open transmission line to provide an impedance minimum at 2745 MHz and then trimming the antenna elements to resonance at 915 MHz. **Figure 3** shows that the sim-

ulated 2-to-1 VSWR bandwidth is 41 MHz, whereas the measured bandwidth is 46 MHz. Note that the required operating band is only 902 to 928 MHz. The increased measured bandwidth arises from dielectric losses and indicates that

ABLE 2-HARI	MONIC SUPPRESSIO	N OF QUARTER-
WAVELENGT	H MONOPOLE AND	TAB ANTENNA
Frequency	Quarter-wavelength	Tab antenna
(MHz)	monopole (dB)	(dB)

(MHZ)	monopole (dB)	(ab)
1830	7	25
2745	1	15
hat is 90° at	the radiation efficien	cy is approximately

the radiation efficiency is approximately 90%. The large bandwidth of the Tab antenna results in low sensitivity to environmental detuning. This design effort yields an antenna only 40% as tall as a standard quarter-wavelength monopole, yet having excellent radiation efficiency, extended bandwidth, and superior harmonic suppression.□

Digital signal controls sine generator

Simon Bramble, Maxim Integrated Products, UK

HE CIRCUIT of **Figure 1** produces an accurate, variable-frequency sine wave for use as a general-purpose reference signal. It includes an eighth-order elliptic, switched-capacitor lowpass filter, IC₃, which uses a 100-**Figure 1**

kHz square-wave clock signal that microcontroller IC₂ generates. (Any other convenient square-wave source is also acceptable.) The microcontroller receives its clock signal from a 10-MHz oscillator module. A voltage supervisor,



By removing harmonics from a square wave, this circuit generates an accurate and adjustable sinewave output.



PORT DEF	INITIONS				
			,		CITIALISATION BOTTERS
ADY READ	-838		******	an anartha	, post definitions and reset
rgs SPL	-\$34		141	fank, low CLASSER	
dv ginu	K =\$3b		dist	spt., junk	i define top of Stack
da alas	=\$3a				
qu 71M8	K =\$39		/ initiali	a Timer O	a star marker
qu TIFR	*\$38		100	TUERD, LANK	1 and anticer
qu MCUCI	R =\$35				
qu. MCUSI	R =\$34		y Saitisli	se postar	
iga TOCRI	0 =\$33		945	jank	. out all marts by potents
iga TCNT	0 =\$32			junk .	i sar are barra en outbara
ga MOTCH	R =\$21		mat.	PORTE, junk	+ cleas outputs
go HEAR	+\$14			A 1999 (1997)	423 S.S.C. (1983) (1986)
qu BEAR	L =\$1e		: Emittali	tuck (historer	anable finer 8
TA REDR	=\$1d		283	dilling, junk	y set Clobal Interrupt bit.
da RRCH	-\$1c		2,62	junk, 0500000010	
TO PORTS	8 -\$18		test .	TIMOK, push	: seefler Interrupt
qu DDSS	-\$17		-		
ge Pins	=\$16		eite	cours	
1. S.			3.63	junk, Obssesses.	; Start Counter, Pressaler = 1
qu RAJ	MEND =\$DF	/Last On-Chip SRAM Location	east-	TOOMS, yeak	
ga XRAM	HND =\$DF		1422		
qu R2 RH	D =\$7F		6340		
qu PLASS	HEND-SSPF				
			,	····· TIMER/COUNTER (PURATON INTERSORT ROOTINE
REGISTER	DEPINITIONS		,	TIMER/EXCEPTER 1	VERFLOW INTERNET ROUTINE
REGISTER	DEFINITIONS #r16	, junk register	,	TIMER/COUNTER (/ ANNUAL DATES (C. Interrupt
ef junk	pepinivioss *r16 1 *r17	<pre>, junk register , another junk reg (1)</pre>	,	TIMES/COUNTER (, serive here on interrupt
REGISTER lef junk lef junk lef coun)	DEFINITIONS *r16 1 *r17 t *r18	; junk register ; another junk reg (1)	, Int_70, 144 045	jusk, tars TORES/COLUMNER (<pre>//marine interrupt / sective bacs on interrupt / reast clock / to give overflow efter face</pre>
REGISTER lef junk lef junk:	perinivices *ri6 1 *ri7 t *ri8	: junk register ; another junk reg (1)	,	jesk, E206 Josk, E206 Jusk), Second	/ serive bacs on interrupt / serive bacs on interrupt / reset clock / to give overflow efter fue
REGISTER REGISTER Lef junk Lef coun MAIN COD	DEFINITIONS *r16 1 *r17 t *r18	; junk register ; another junk reg (1)	,	Jack, EADS TOTAL Jonk Jack, FADS Jack, FOCTO	/ serive hats on interrupt / serive hats on interrupt / react clock / to give overflye efter for / react in Part 3
REGISTER REGISTER ef junk af coun MAIN COD	DEFINITIONS a srl6 srl7 t srl8	; junk register ; another junk reg (1)	,	Jusk, ELDS Jusk, ELDS TCONT, jush Jusk, FOCOSSII Jusk, FOCOSSII Jusk, FOCOSSII	/ marine interrupt norther enterrupt / marine back on interrupt / reach clock / to give overflow efter fue / read in Park 3 / flip bis 1 (curl corput)
REGISTER Ref junk sf junk sf coun MAIN CODE	DEFINITIONS ar16 1 ar17 2 ar18	; junk register ; another junk reg (1)	, Int_TO: 141 041 141 141 141 141 141 141 141 141	jesk, ESIS TOPFS, Josh Jusk, Hebossetti jusk, POSTS Jusk, Josh Jusk, Josh	<pre>//HEFLOW INTERNET KOUTINE ************************************</pre>
REGISTER REGISTER ef junk ef junk lef coun MAIN COD	sepinitions aris 1 eris 5 eris	; junk register ; another junk reg (1)	,	jesk, ISZN TCHTH, Jesk TCHTH, Jesk Jack, FORTS Jack, FORTS Jack, Josh Forts, Jack Restart	<pre>/************************************</pre>
REDISTER Sef junk Sef junk Sef count MAIN CODE	prprintwices 1 = r18 1 = r17 5 = r18 0	; junk register ; another junk reg (1)	Jan Ton 144 045 141 141 141 141 141 141 141 141 141 1	jusk, tabi jusk, tabi terri, jusk jusk, sed jusk, jusk set, jusk setti setti	<pre>/verice internet correct correct / series here on interrupt / reast clock / to give overflow efter the / read in Part 3 / thip his 1 (clf1 output)</pre>
REDISTER sf junk sf coun MAIN COOP og 0 comp e	rr16 1 =r17 2 =r18 6	; junk register ; another junk reg (1) ; sweated on RMRF	Int_TO, 144 out 141 is ser reti	jaak, ESEG TERWS, jaak Jaak, Fach Jaak, Ford Jaak, Ford Jaak, Jaak Facts, Jaak essat	/ sective back of interrupt / sective back of interrupt / reset clock / to give overflyw efter bas / read in Part 3 / flip bis 1 (ciri corpor)
REGISTER REGISTER ef junk ef coun MAIN COD mg con con con con con con con con	#116 1 =117 2 =118 8	; junk register ; another junk reg (1) ; suscuted on EMENT ; executed on EMENT	,	Jush, ISD4 Jush, ISD4 TCH9, Jush Jush, Henosossis Jush, Henosossis Jush, Jush Foots, Jush Foots, Jush	/ series hats of interrupt / series hats of interrupt / reast clock / to give overflow efter for / read in Part 3 / flip his 1 (CLE1 comput)
ef junk af junk af count MAIN CODE MAIN CODE ag a comp c comp c	DEPINITIONS *18 1 *17 2 *18 8	; junk register ; another junk reg (1) ; executed on REFET ; executed on REFET ; executed on REFET	Inn_TO, 141 0ut 141 141 141 141 141 141 141 141 141 14	jeak, EaDS TOPFS, Josh Juki, Babb Juki, Babb Juki, Fork Juki, Josh Fath, Juki Faath, Juki	/ serive hats of interrupt / serive hats of interrupt / react clock / to give overflow effect has / read in Part 3 / flap his 1 (clfi output)
ef junk af junk af junk af coun MAIS COOM " " " " " " " " " " " " " " " " " "	seria sris s s s s s s s s s s s s s s s s s	; junk register ; another junk reg (1) ; executed on HARFF ; executed on HARFF ; executed on HARFF ; proload counter with 1064	Junt_70) 144 out 141 141 141 141 141 141 141 141 141 14	jusk, ISD4 DEFF, Jusk JERE, Jusk JERE, Jusk JERE, Jusk FORTD, Jusk essant and	/ assive back of interrupt / means clock / to give overliew efter fam / read in Park 3 / flip bis 1 (clef corput)
sf junk sf junk sf junk sf coun Mais coo s s s s s s s s s s s s s s s s s s	DEPINITIONS *16 1 *17 5 *18 5 **********************************	; junk register ; another junk reg (!) ; another junk reg (!) ; associed on REFF ; associed on REFF ; associed on REFF ; associed on REFF ; proload counter with 1064 ; in give overflow after tou	Int TO, 141 041 141 141 144 144 144 144 144 144	jeak, E256 TCFFS, jeak Junk, Fa56 Junk, Fa56 Junk, Fa56 Junk, Fa56 Junk, Fa56 Junk, Fa56 Junk, Sach, Junk Fasts, Junk essant	/ serive hars on interrupt / serive hars on interrupt / react clock / no give oracline efter then / read in Part 3 / flip his 1 (CLR1 comput)
ef junk af junk af junk af coun MAIN COD 2 3 2 3 2 3 3 3 2 3 2 3 2 3 2 3 2 3 2 3	srl6 1 *rl6 1 *rl7 t *rl8 6 *****	; junk register ; another junk reg (1) ; executed on HAREF ; executed on HAREF ; executed on HAREF ; executed on HAREF ; secured on HAREF ; secure	,	Jush, ISD4 Jush, ISD4 ICN9, Jush Jush, Port Jush, Port Jush, Port Jush, Port Jush Port, Jush Port, Jush Port, Jush Port Port Port Port Port Port Port Port	<pre>//HEFLOW INTERF HOUTING ************************************</pre>
ef junk ef junk ef junk ef count MAIN COM a a count count count count coun	DEPINITIONS *r18 1 *r17 t *r18 ************************************	; junk register ; another junk reg (1) ; associed on RANKF ; assoc	Int To, 141 141 141 144 144 144 144 144 144 14	jeak, E256 TCFFS, Jeak Jack, Habi Jack, Hobologuta Jack, Fork Jack, Josh Fort, Junk resear.	/ secive hass of interrupt / secive hass of interrupt / react clock / to give overflye after fac / read in Part 3 / flip his 1 (CLR1 corport)
ef junk sf junk sf junk sf coun MAIN CODA "Sg 5 (Sg 5 (Sg 5 (Sg 2 (Sg	DEFINITIONS **16 1 *17 t *18 ***18 ***1 **	; junk register ; another junk reg (1) ; executed on HAREF ; execu	Int_70, 144 041 141 14 14 14 14 14 14 14 14 14 14 14	yeah, ISDA TERR/EDUMTER (TERR), Josh Jak, FROSOSSILA Jak, FROSOSSILA Jak, FROS Jak, TSAA State FROS REAL REAL REAL REAL REAL REAL REAL REAL	/ assive back of interrupt / reast clock / reast
REGISTER REGISTER MAIN COON MAIN COON MAIN COON TO STAN TO STA	DEPINITIONS **18 1 *17 2 *18 ******	; junk register ; another junk reg (1) ; executed on HAMEF ; executed on HAMEF ; executed on HAMEF ; executed on HAMEF ; preload counter with 1004 ; is give swareflow that has ; count to 100	Int To, 141 141 141 144 144 144 144 144 144 14	jeak, E256 TCFFS, Jeak Jack, Habi Jack, Jack Jack, Forosta Jack, Forosta Jack, Jack Forosta Jack Forosta Jack	/ secive hass of interrupt / secive hass of interrupt / reast clock / to give overflyw after fac / read in Part 3 / flip his 1 (CLR1 corput)
REGISTER REGISTER Set junk is junk is junk is junk is count MAIN COOL MAIN COOL MAIN MAIN COOL MAIN COOL M	DEPINITIONS **16 1 **17 & *18 ******	; junk register ; another junk reg (1) ; another junk reg (1) ; executed on RMSEF ; executed an Timer 0 everflow ; proload counter with 1064 ; is give sverflow after bus ; count to 100	Int_70, 144 041 141 141 141 141 141 141 141 141	med	<pre>//HEFLOW INTERF FOR SECTORS // TRANSPORTED SECTORS // TRANSPORTED SECTORS // TRANSPORTED SECTORS // Transport // Tran</pre>
REGISTER REGISTER MAIN COON MAIN COON MAIN COON 10 10 10 10 10 10 10 10 10 10 10 10 10	DEFINITIONS *r18 1 *17 t *18 s s s s s s s s s s s s s	; junk register ; another junk reg (1) ; executed on HANNY ; executed on HANNY ; executed on HANNY ; executed on HANNY ; source with 1004 ; to give evention with 1004 ; to give evention with 1004 ; to give evention with 1004 ; to give event to 100 ; read in Fort B	Der To, 141 641 141 141 141 141 144 144 144 144	jeak, ESCH TCRWS, Jeak TCRWS, Jeak Jeak, POST Jeak, POST Jeak, Toski Post, Juak essant essant	/ secive hass of interrupt / secive hass of interrupt / reast clock / to pive overflye after fac / read in Part 3 / flip his 1 (CLE1 scrpet)
REDISTER REDISTER af junk af junk a	DEPINITIONS **16 1 **17 t **18 ***** ***** ***** ***** ***** ***** ******	<pre>; junk register ; another junk reg (1) ; executed on EMENT ; executed on EMENT ; executed on Timer 0 everflow ; proload counter with 1064 ; is give overflow after bus ; count to 100 , read in Fort 5 ; flip hit 5 (clef comput)</pre>	Int_TO, 144 out 141 is est red red red red res red res red res res	yeah, ESD4 TCHW, 1998 TCHW, 1998 Jush, FOST Jush, FOST Jush, FOST Jush, FOST Jush, FOST Sat, Jush Fost, Jush Fost, Jush Fost, Jush Fost, Jush	<pre>//werlow interrupt contint **********************************</pre>
KEDIFTER KEDIFTER af junk af junk af count was count af count af cou	DEFINITIONS #118 1 #17 2 #18 5 seat ast, 70 main, 0004 (2009, 1004 0005, 1004 0005, 1004 0005, 1004 0005, 1005 0005, 1005, 10	; junk register ; another junk reg (1) ; executed on HASHF ; executed on HASHF ; executed in Himer 0 screetlaw ; probad contert with 1064 ; is give screetlaw sites that ; count to 100 , read in Fort 5 ; flip hit 5 (cliff comput)	Jun To, Jai out idi idi idi eut eut eut reci reci reci reci , secor r	jaak, ISON TONYS, Jank Jaak, POCTS Jaak, POCTS Jaak, POCTS Jaak, POCTS Jaak essant essant	/ secive hass of interrupt / secive hass of interrupt / reach clock / to give overflow efter fac / read in Part B / flip his 1 (CLE1 scrpat)

IC,, ensures correct operation in the event of a power failure. IC, sets the filter's cutoff frequency at one-hundredth the clock frequency.

The eighth-order elliptic filter's sharp roll-off sharply reduces the harmonic amplitudes in a 1-kHz square-wave input, thereby producing a nearly perfect 1-kHz sine wave at its output. Using divider-chain logic or a processor, you can then create a digitally adjustable sinewave source by adjusting the clock and input frequencies and maintain a ratio of 100-to-1 between them. To prevent clipping at the positive and negative peaks, attenuate the input signal and superimpose it on a dc level of $V_{cc}/2$. The result for a 5V input is a 2.25V peak-to-peak output. Listing 1 shows the assembly code for the microcontroller this application uses. You can download the code from the Web version of this Design Idea at www.edn.com.□

Transmitter accurately transfers voltage input

Clayton Grantham, National Semiconductor, Tucson, AZ

HEN YOU CONNECT Remote sensors to a central process controller, a simple, robust, and commonly used interface is the 4- to 20-mA loop. The advantages of this current loop include the simplicity of just two twisted wires that share both power and sig-

nal, the loop's high noise immunity in harsh environments, and the de facto loop standard within the process-control industry. Within this interface scheme, a typical 24V battery



This ideal 4- to 20-mA current transmitter has one voltage-controlled current source and one fixed current source.





This circuit transforms a 0 to 1.2V input voltage to a 4- to 20-mA output range.

(loop power source) connects through a twisted-wire pair to a transconductance amplifier (voltage-to-current converter) that converts a sensor's—for example, a pressure transducer's—output voltage into a current that then gets transmitted back through the twisted-wire pair to a receiver (load resistor) at the processcontrol computer. An important criterion in this interface is that the current transfer of sensor information must be accurate. **Figure 1** shows the transmitter with one voltage-controlled current source and one fixed-current source.

The fixed-current source is 4 mA, a current that constitutes the power source for the transmitter and the sensor electronics. This fixed current source must have an output impedance greater than 20 M Ω to keep the loop current independent of loop-supply variations. Similarly, current needs to be independent of temperature—that is, greater than 100 ppm/°C-because the transmitter and the sensor can be in harsh environments. The voltage-controlled current source has the same requirements as the fixedcurrent source and needs to convert the input voltage signal linearly into a 0- to 16-mA current. Thus, it produces an ideal transconductance as the two-port network representation of a voltage-controlled current source. The total loop-current equation is: Loop current=4 mA+(gm)V_{IN} (for V_{IN} =1.2V, gm=13.3 mmho).

The transconductance circuit in Fig-

ure 2 allows you to transmit current (4to 20-mA loop) with less than 1% total error from -40 to $+85^{\circ}$ C and over a 3.2 to 40V loop-voltage range. Many IC realizations of a current transmitter have existed for years, but none operates at the loop voltage of 3.2V. Also, these ICs are becoming sensor-specific, whereas you can modify and optimize the circuit in Figure 2 for any sensor electronics or loop-current variation (for example, a 1 to 5A loop) at low loop voltage. The total loop current is as follows: Loop current= $1.225V(R_{11}/R_{10})/R_3 + V_{IN}/R_2$. The circuit discussion starts with the realization of the fixed current source, I_s. The fixed 4-mA current all flows through R₂. The servo circuitry, including IC, and IC, senses the 44-mV voltage drop across R₃ and keeps it fixed. Note that the ground current of all ICs also flows through R₃; thus, the 4-mA fixed-current setting includes ground-current errors. The dual op amp, IC₂, is both an inverting gain stage and an integrator stage. R₁₀ and R₁₁ set the inverting gain to -27.8V/V. The noninverting-integrator components C₁, C_2 , R_3 , and R_6 provide a comparison of the -44 mV across R₃ (gained up to 1.225V) to the shunt-reference voltage of IC₃. The output of IC2A adjusts the sum of the current though R4 and any ground current from IC₂, IC₃, and IC₄ to a value of 4 mA. IC, acts as an analog power-on-reset circuit that holds off the start-up of servo action until all the ICs have sufficient supply voltage. With the divider ratio of R_8 and R_9 and the 2.32V option of IC₄, the start-up voltage equates to: $V_{\text{START-UP}}=2.32V(R_8+R_9)/R_9=2.7V.$

This start-up value is higher than the rated supplies of IC1 and IC2 and lower than IC₅'s regulated output of 3V. R₄ level-shifts the output of IC_{2A} up from zero. R_7 biases IC₃ into its specification range to guarantee 0.1% tolerance and 50ppm/°C temperature coefficient over the -40 to +85°C range. The circuit discussion continues with the realization of the voltage-controlled current-source. IC₁, Q₁, and R₂ are configured as a voltage-tocurrent converter. Thus, for a full-scale range of 20 mA, 16 mA comes from the voltage-to-current converter. With the maximum V_{IN} at 1.2V, R_2 must be 75 Ω to produce 16 mA. IC₁ must have a common-mode input range that goes beyond its negative supply (less than -44 mV). R₁ is optional and prevents an open circuit on IC₁'s input. You can remove R_1 , depending on the output impedance of any input-sensor electronics. Note that R₁ directly introduces an error in the fullscale loop-current.

At the heart of the circuit discussion is the realization of an output impedance, R_{OUT} , greater than 20 M Ω in **Figure 1**. The low-dropout regulator, IC₅, accomplishes this task by subregulating the supply to IC₁ and IC₂. The good line regulation of IC₅ keeps the 3V output within 30 mV over the input range of 3.2 to 40V. Additionally, IC₅ requires as little as 200 mV of overhead to properly regulate, and it



can withstand more than 40V. This current-transmitter circuit is useful for both low-loop-voltage designs, and it's backward-compatible with higher loop-voltage implementations. Furthermore, IC₅ has reverse-supply and surge protection. Therefore, this circuit does not require an additional diode within the loop, a common need with other ICs to prevent accidental reverse-wiring damage. The TO-252-package option simplifies the thermal-design considerations. With a 1in.-sq-area pad for heat sinking, the worst-case power dissipation calculation would keep the junction temperature within its rated 150°C: T₁=85°C+(20 mA)(40V)×50°C/W=125°C.

You could increase the V_{IN} range of the current-transmitter by scaling R₂, as long as you don't violate the common-mode input range of IC₁. IC₁'s V_{CM} includes its positive rail. So, to obtain a higher V_{CM}, you can increase the voltage option of IC₅. For example, use the LM2936-5V and R₂ equal to 312.5 Ω for a 0 to 5V in-

put range. This configuration would also require that the loop supply be at least 5.2V. Note that any sensor and other electronics can and should use the 3V subrails that IC_5 creates as long as the current they demand does not exceed 3 mA. The 4-mA fixed-current circuitry adjusts for the current demand. Figure

3 shows the total error on prototype units over temperature.

The total error includes the offset (4-mA) and full-scale (20-mA) effects on the ideal loop current.

The tolerances of R_2 , R_3 , R_7 , and R_8 should be within 0.1% with 50-ppm/°C temperature coefficients. With IC₅ subregulating the rails of IC₁, IC₂, and IC₃, the power-supply-rejection-ratio error of these ICs does not generate a significant error. In like manner, IC₂'s CMRR (common-mode-rejection-ratio) error does not generate a significant error. IC₃'s CMRR error and Q₁'s base-current



On three prototype circuits of Figure 2, the total error is well below 1% over temperature at 3.2V loop voltage.

error both influence the best nonlinearity attainable: less than 0.01%. IC₂'s offset error is in series with the 44-mV voltage across R₃, producing an offset error of 4 mA. Adjust R₃ if you need to null this error. Adjust R₂ to fine-tune the fullscale range of 20 mA. The op amp's offset-temperature-coefficient error is small compared with the Δ 1% temperature-range budget.

Absolute-value circuit delivers high bandwidth

Ron Mancini, Texas Instruments, Bushnell, FL

OST ABSOLUTE-VALUE circuits have limited bandwidth and high component count, and they require several matched resistors. The circuit in Figure 1 uses three fewer components than most absolute-value circuits require, and only two of the resistors must have 1% tolerance to obtain 1% accuracy. This circuit's output voltage is an accurate representation of the absolute value of the input signal, and it is accurate for input signals containing frequencies as high as 10 MHz. Another advantage of this circuit is that it has a positive-voltage output, thus saving an analog inverter in most applications. When the input voltage is positive, the negative output voltage of IC₁ cuts off the diode, thereby preventing signal propagation through IC₁. Virtually no signal propagates through R₂, because the resistor connects to ac ground through the output of IC₂. The only signal path is through R_3 to buffer IC₂, and the output of the buffer is a positive voltage. When the input voltage is negative, the positive output voltage of IC₁ forward-biases the diode, thus providing an ac short circuit for R_3 to ground. IC₂ is within IC₁'s feedback loop, so the output voltage is positive because of IC₁'s configuration as an inverting op amp.

This design uses a dual op amp to minimize parts count. Two op amps in a feedback loop tend to be unsta-

ble. Select an op amp that has sufficient phase margin to prevent oscillation when the input voltage is negative. The circuit's dynamic range is from the op amp's input offset voltage to the maximum output voltage. This dynamic range is from 1 mV to 4.1V for the TLC072 with \pm 5V power supplies. The excellent bandwidth performance results from combining the



This inexpensive absolute-value circuit has high bandwidth.

high-frequency TLC072 op amp with a fast Schottky-barrier diode. You can use higher frequency op amps to obtain better bandwidth results, but you must take care in the op-amp selection to avoid oscillation or reduced dynamic range.