Edited by Bill Travis

# Improved frequency modulator uses "negatron"

<sup>gn</sup>ideas

Alexander Bell, Infosoft International, Rego Park, NY

OU CAN IMPROVE a capacitive-sensor circuit with a modulator and an RF transmitter (Reference 1) by modifying the modulator portion to obtain better accuracy. More improvements result from adding a "negatron" circuit, a configuration that uses equivalent negative capacitance. Reference 2 gives some insight into the uses of negative impedance. The circuit in Figure 1 works with the RF transmitter of Reference 1 (Figure 2) as follows: The modulator uses op amp IC, in a standard flip-flop configuration (with the addition of the bias resistor R<sub>4</sub>, because of single-supply operation). The negatron portion of the circuit uses op amp IC<sub>2</sub>. The output frequency, f, of the modulator

without the negatron is a function of the time constant  $\tau_{\rm M} = R_3 C_{\rm s}$ . Thus, the frequency is a function of the physical val-

ue of the input (for example, pressure or humidity). The potential **Fi** accuracy and stability of the modulator in **Figure 1** are greater than those of the modulator in **Reference 1** because of the

97



The modulator portion provides improved performance over the circuit in Reference 1; the negatron increases sensitivity and resolution.



#### This simple transmitter from Reference 1 allows you to remotely measure physical phenomena.

low input capacitance and temperature coefficient of the LTC1124 op amp and the high stability of the  $R_4$ - $R_6$  voltage threshold.

Adding the negatron portion in **Figure** 1 increases the relative sensitivity of the frequency modulator. The equivalent capacitance of the negatron is  $C_N = -C_1(R_2/R_1)$ . Assuming the physical value

of the input causes the change  $\Delta C$  (compared with the sensor's initial capacitance,  $C_0$ ), the relative output-frequency change without the negatron (for small  $\Delta C$ ) is  $\Delta f/f_0 = \Delta C/C_0$ . With the negatron added, the equation is:  $\Delta f/f_0 = \Delta C/(C_0 - C_1(R_2/R_1))$ ). The result is higher relative sensitivity because of the reduction in the denominator value. The value of  $C_N$  is ap-



proximately -100 pF for the circuit in Figure 1. In other words, a given change in the input value causes a greater relative-frequency deviation. Note that adding the negatron changes the equivalent time constant:  $\tau = R_3(C_5 - C_1(R_2/R_1))$ . You can make value adjustments in  $R_3$  to obtain the desired initial frequency,  $f_a$ . Also, note that the measured values of  $f_0$  and  $\Delta f$  may differ from the calculated ones because of parasitics and the input capacitance of the op amp.

#### References

1. Tiwari, Shyam, "Low-cost relativehumidity transmitter uses single logic IC," EDN, Nov 8, 2001, pg 116.

2. Belousov, Alexander, "Negative impedance improves capacitive sensors," *EDN*, March 30, 1995, pg 82.

Is this the best Design Idea in this issue? Select at www.ednmag.com.

#### Get buck-boost performance from a boost regulator

Tom Gross, Linear Technology Corp, Milpitas, CA

THE SEPIC (single-ended, primary-inductance-converter) topology is generally a good choice for voltage regulators that must produce an on output voltage that falls in the middle of the input-voltage range, such as a 5V output from a 2.7 to 6V input, The topology has some disadvantages, however. The efficiency of a SEPIC circuit fares worse than that of buck and boost regulators, and SEPIC designs often involve the use of large, complex magnetic components, thereby complicating the design task. **Figure 1** shows a simple and efficient alternative topology. When the input voltage is lower than the output voltage, the circuit operates as a normal boost regulator. The inductor,  $L_1$ , stores energy when switch  $Q_1$  is on and the boost diode,  $D_1$ , is reverse-biased. While  $D_1$  is off, the output capacitor,  $C_1$ , delivers the load current. When  $Q_1$  turns off,  $L_1$  reverses its polarity, thereby forward-biasing  $D_1$ .  $L_1$  then charges  $C_1$  and delivers current to the load. The inductor voltage adds to the input voltage to generate the output voltage.

The low-battery comparator in  $IC_1$ , which usually checks battery levels, monitors the output voltage through its LBI pin.  $IC_1$ 's internal comparator output switches low (sinking current). This action turns the p-channel Q, fully on, cre-



This circuit can both boost and step down the output voltage, depending on whether the input voltage is lower or higher than the output voltage.



ating a low-impedance path to the output. When the input voltage is the same value as or greater than the output voltage, the circuit functions like a linear regulator. In this case, the internal comparator's output assumes a highimpedance state. The voltage at the gate of Q<sub>1</sub> begins to pull up through R<sub>1</sub>, a 220 $k\Omega$  resistor, so Q<sub>1</sub> begins to turn off. This action forces the output voltage to decrease, and the comparator eventually again switches states from high to low (sinking current). The comparator's low state causes the output voltage to rise again, and the cycle repeats. Thus, the circuit begins to operate as a linear regulator, with Q<sub>1</sub> acting as the pass transistor.

The circuit can also disconnect the input-to-output current path, unlike a conventional boost regulator. The shutdown signal connects to the gate of  $Q_2$ , a logic-level, p-channel MOSFET, as well as to IC<sub>1</sub>'s shutdown ( $\overline{SD}$ ) pin. When the shutdown signal goes low, it turns off IC<sub>1</sub> and turns on  $Q_2$ . This action delivers V<sub>IN</sub> (via R<sub>2</sub>, a 100 $\Omega$  resistor) to the gate of Q<sub>1</sub>,



The efficiency of the circuit in Figure 1 depends on whether the circuit acts as a boost converter or a linear regulator.

thereby turning off the transistor. Hence, the shutdown operation disconnects the input-to-output current path. **Figure 2** shows how the efficiency of this linearboost regulator depends on its mode of operation. When the input voltage is lower than the output voltage, the efficiency of the regulator is that of a boost regulator. When the input voltage exceeds the output voltage, the circuit operates as a linear regulator in which efficiency is approximately  $V_{OUT}/V_{IN}$ .

Is this the best Design Idea in this issue? Select at www.ednmag.com.

### **Circuit transmits ARINC 429 data**

Steve Woodward, University of North Carolina, Chapel Hill, NC

HE ARINC (Aeronautical Radio Inc) 429 specification defines the air transport industry's hardware and protocol standards for the transfer of digital data between avionics systems. Circuitry that can implement elements of the 429 spec is often an essential part of control and sensor electronics intended for the aviation environment. ASIC chips for this purpose are commercially available, but they typically require nonstandard power supplies (for example,  $\pm 15V$ ) and wide parallel interfaces. Therefore, it's sometimes inconvenient to accommodate them in 5V microcontroller-based designs. The circuit in Fig**ure 1** serves the Tx (transmit/output) portion of the 429 spec. The design implements a high-speed ARINC-429-compliant transmit function using a single 5V

					SPI bi	it			
Byte	ARINC field	7	6	5	4	3	2	1	0
1	Label	L	L	L	L	L	L	L	L
2	LS data	Ν	Ν	Ν	Ν	Ν	Ν	SDI	SDI
3	Data	Ν	Ν	Ν	Ν	Ν	Ν	Ν	Ν
4	Parity+MS data	OPB	SSM	SSM	Ν	Ν	Ν	Ν	Ν
5	Spacer byte	0	0	0	0	0	0	0	0

L...L = ARINC label (most-significant bit transmitted first)

SDI = ARINC source/destination identifier

TARLE 1\_EODMAT OF COL RITC

N...N = 19 data bits (may include SDI and SSM fields; transmit least-significant bit first) SSM = ARINC sign/status matrix

OPB = Odd parity bit (makes total count of "1" bits in the 32-bit word odd)

supply rail and 74HC series chips.

The physical transmission medium for the 429 standard is  $78\Omega$  shielded, twisted-pair cable that uses a complementary, differential bipolar RZ (return-tozero) waveform (**Figure 2**). The voltages are the net differentials that the biphase drive develops: For example, the differential is 10V when you drive the Data A signal in **Figure 1** to 5V and the Data B signal to -5V. In addition to the signal levels, a 429 system must closely control the rise and fall times to conform to the specification. This control limits both in-



tra-cable signal crosstalk and EMI radiation that might interfere with sensitive aircraft communication and navigation systems. The operation of the transmitter in Figure 1 centers around IC<sub>1</sub>, a 4-bit×16word FIFO memory. The serial ARINC bit stream comes from the microcontroller's synchronous serial-peripheral interface (SPI); the C input of IC, buffers the data stream. In



The ARINC spec imposes rigid requirements on waveforms.

addition, the D input of  $IC_1$  serves as a buffered ARINC-enabled bit (the microcontroller's J port, bit 2). When low, this bit disables the ARINC transmitter logic and permits other system peripherals to use the SPI hardware.

Bits A and B of  $IC_1$  go unused. The 100-kHz ARINC high-speed baud rate comes from the 1-MHz reference supplied to the  $IC_{3A}$  divide-by-10 circuit. The 100-kHz signal drives  $IC_1$ 's shift-out (SO) pin and the  $IC_2$  pulse gate. The presence

of bits in the IC<sub>1</sub> FIFO (indicated by QR=1) resets the ARINC RDY bit in IC<sub>3B</sub> and enables IC<sub>3A</sub>. If IC<sub>1</sub>'s D bit (Pin 10) is also high, it gates the 100-kHz square wave to the IC<sub>4</sub> multiplexer. This action causes the sequential gating of -5, 0, and 5V onto the A/B data-output signals in ARINC-compatible waveforms. The LRC network at the output ensures compliance with the 429 requirements for rise and fall times. The circuit must process five 8-bit SPI bytes to generate each 32-

bit, 429-compliant output word. **Table 1** shows the format of the SPI bits. The first four bytes in **Table 1** combine to form a 32-bit ARINC 429 word. The 32-bit word, reading from right to left, starts with byte 1 (again, reading from right to left), then tacks on byte 2, and so on.

Is this the best Design Idea in this issue? Select at www.ednmag.com.





# Circuit divides frequency by N+1

Bert Erickson, Fayetteville, NY

**D** IGITAL FREQUENCY DIVIDERS USUAlly use flip-flop stages that connect the  $\overline{Q}$  pin to the D **Fi** data-input pin of the following stage. This configuration creates a binary waveform that you can feed back to the input. You can divide any integer lower than  $2^N$  with minimal stages, where N is the number of stages. These dividers can easily select one frequency from 100 for a receiver. However, as the applied clock rate approaches the ratings of the devices, decoding spikes appear. As a result, you'd be ill-advised to use the dominant pulse in such a waveform for clocks

or strobes. The divider in Figure 1 uses a ring configuration, and the stages connect Qto-D, without using the  $\overline{Q}$ output, to provide a binary sequence. Consequently, the circuit can divide only by N+1, but it produces a clean waveform at an applied clock rate that's substantially higher than you can apply to conventional binary dividers using flipflops from the same process families.

If the last Q in a cascade of 74xx174 flip-flops connects to the D input, the loop becomes a shift-register ring counter. Moreover, the circuit can operate at a clock rate higher than that of any other configuration. Unfortunately, when you turn on the power or ground the reset pin, all Q outputs go low and remain low when you apply the clock. To circumvent installing a preset circuit that must operate at a high clock rate, you can place one NOR gate with its propagation delay in the loop. This addition ensures that the divider always starts and continues to function properly. Because this gate receives inputs from all stages at once, it features parallel carry and has the properties of a parallel-carry counter. For simplicity, Figure 1 does not show the reset line, and you can delete the broken







These waveforms illustrate the operation of the N+1 divider; note the propagation delay from the NOR gate in Section C.

feedback lines, providing that you ground the corresponding input pins. You can take the output from any Q pin and use an additional stage, such as Q5, for a buffer. Although the output of the NOR gate resembles one of the Qs, you should not use it as an output.

**Figure 2** shows the timing diagram for the divider. Section A of the diagram shows the state of D0 and the Q outputs in the start-up condition before the first and second clock pulses arrive. Note that when the power turns on or when the reset pin connects to ground, the Q outputs are all low, and D0 is high. D0 then transfers to Q0 on the rising edge of the first clock pulse. Section B of the diagram shows the output for a repetitive sequence starting with Q0. Section C is an expanded representation of the end of the sequence. Note that Q2 falls after the clock pulse rises. Then, with all Q outputs low, D0 rises a short time later to allow the sequence to repeat. D0's transfer can take place only after the next clock pulse rises. This factor creates an additional time slot to make the total N+1. Section C shows the propagation delay attributable to the NOR gate-approximately 10 nsec for most logic-circuit families and less than 5 nsec for the F and S series. This propagation delay is the only additional delay in the loop. A comparison of the output waveforms with those from a 74xx90 divide-by-5 counter shows prominent decoding spikes from this counter. The N+1 divider had no spikes and operates at a much faster clock rate.

Is this the best Design Idea in this issue? Select at www.ednmag.com.



## Maintain precise timing with PC's speaker logic

DS Oberoi, CEDTI, and Harinder Dhingra, GCET, Jammu, India

**P**RECISE TIMING CONTROL is paramount in data acquisition and analysis and especially in digital-signal processing. The easiest way of maintaining timing control in a PC is to use delay loops. The disadvantage of this implementation is that the delay loop's elapsed time depends on the system's operating frequency. Hence, a program works accurately with a single operating frequency, but you must modify it for other frequencies. You can use add-on cards to achieve timing control, but

they're costly, and, for simple operation, they remain underused. This Design Idea explores another way to obtain timing control. You can implement a stable delay loop with the aid of the PC's speaker logic. In PC/AT architecture, a 16-bit 8255 timer/counter IC is available, and the IC's operating frequency of 1.1931817 MHz is fixed across the entire range of PC families. You can use this fixed-frequency feature to implement a delay loop.

In PC/AT architecture, Counter 0 serves as a system timer and to maintain the time of day. Counter 1 generates pulses and serves as the DRAM refresh-rate generator. The PC uses Counter 2 for sound generation through the PC's speaker. Only Counter 2 is available for an implementation of the delay loop. You can enable or disable Counter 2 by setting bit 0 of the 8255's Port B to 1 or 0, respectively. For our purposes, Counter 2 operates as a rate generator (in Mode 2 operation). In this mode, the counter automatically decrements by one count with every counter clock pulse (1/1.1931817

MHz=0.838095  $\mu$ sec= counter\_count\_ time). Hence, the total period that Counter 2 can measure is approximately 54.92 msec (65,536×0.838905  $\mu$ sec). **Listing 1** gives the details of implementing the delay loop. You can download **Listing 1** from the Web version of this Design Idea at www.ednmag.com.

The software sets Counter 2 to operate in Mode 2 by setting the control-word value to 0b4h and by writing this controlword data to the control-register port (043h). A routine called delay\_loop() ac-

#### LISTING 1–DELAY-LOOP ROUTINE #include <conio.h> #include <dos.h> #define counter\_count\_time 0.0008380958 /\* Counter2's single count period(mS) \*/ #define read port 0x378 /\* Address of Read Port unsigned counter\_data, count\_elapsed, required\_count; float desired\_delay\_time; void delay loop(unsigned delay\_count); main() desired\_delay\_time=0.9; /\* Delay Time in milli second \*/ /\* Find how many counts are required for the desired delay \*/ required count = desired\_delay\_time/counter\_count\_time; for (::) : /\* Place the desired statements here, before delay \*/ delay\_loop(required\_count); /\* Call The Delay Routine \*/ ; /\* Place the desired processing statements here, after delay \*/ 1 /\* Delay Routine starts here \*/ void delay\_loop(unsigned delay\_count) count\_elapsed = 0; asm mov al, 0b4h /\* Set the counter2 operation \*/ asm out 043h,al asm mov al, Offh /\* Load the initial count as fmh \*/ asm out 042h, al /\* completed in two cycles asm out 042h.al /\* Enable the counter and Start the ON period \*/ asm mov al, 01h asm out 061h, al /\* Counter data is read till, desired counts are not obtained =) while (count\_elapsed < required\_count) asm in al, 042h /\* Get LSB \*/ asm moy cl. al /\* Get the MSB \*/ asm in al, 042h asm mov ah, al /\* Two bytes, combined to get 16 bit data\*/ asm mov al, cl asm mov counter\_data , ax count\_elapsed = (0xffff- counter\_data); /\* Calculate the elapsed counts \*/ /\* Disable the counter2 \*/ asm mov al, 00h asm out 061h, al

tually implements the delay loop. The routine first configures Counter 2 by writing the control word in the control register. Then, the program loads Counter 2 with starting (ffffh) data at address 042h in a 2-byte operation. The routine then enables the counter by setting bit 0 of the 8255's port B (in other words, port 61h) to one. Once enabled, Counter 2 automatically decrements by one count every 0.8380958 µsec. Before calling the delay routine, the software computes the total of Counter 2's count

> required for the desired delay (desired\_delay\_time). A "while" loop repeatedly reads back Counter 2's data from its input port (042h) in a 2-byte operation.

> The two bytes combine to produce 16-bit data (counter\_data). This data helps to compute the elapsed counts (count\_elapsed); as soon as the required count is reached, the software exits this loop. The routine disables Counter 2 by setting bit 0 of the 8255's port B to 0 before returning to the calling program. Thus, it achieves the desired delay. Because the count depends on a fixed operating frequency across the entire PC family, you can use this method to implement a precise and stable timing loop. You can achieve delays of approximately 20 µsec to 54.9 msec. The software is in Turbo C++ and assembly language and was tested it in MS-DOS mode on a 450-MHz Pentium II computer.

Is this the best Design Idea in this issue? Select at www.ednmag.com.



# Voice feedback enhances engineering calculator

Alexander Bell, Infosoft International Inc, Rego Park, NY

HE SCREEN SHOT IN Figure 1 represents a Microsoft Excel 2002 Figu worksheet designed to implement VFI (voice-feedback interface) for an engineering calculator. The voiceinterface technique has both practical and educational aspects. It automates the common task of finding the values of two resistors for a given ratio. It also demonstrates the latest advances in natural-language programming technology with an example of the technology's actual implementation in CAD/CAE systems. A single user-defined function RR (resistor ratio) encapsulates both the computation engine and the VFI. The function uses VBA (Visual Basic for Applications) with the code placed in the standard code module of Excel File (Listing 1). You can download Listing 1 and the Excel work-

re	1	Formula Bar: User-Defined formula is entered into the Cell B2
E. I.	deresoft Exce	I - R-Calculator with Voice Ferdbackads
	Ble Edt W	ew greet Format Tools Jata Window Help Tr
D		自己で11日日- 1 & I-411 日日 100% +回,
Ana	4	• 10 • 图 / U 图 图 图 图 # % , 12 四 田 二 · · · ·
	B2	<ul> <li>A =RR(A2)</li> </ul>
	A	B
1	Ratio	R1 and R2 Value in Ohms (E24), Relative Error: Er = 100(R1/R2-Ratio)/Ratio,%
2	19	R1=82, R2=4.3, Er=0.3672%
3	-	and a second s
4		
5		Text-To-Speech Toolbar

Cell A2 serves for data (ratio) entry; cell B2 contains the user-defined formula 5RR(A2). In automatic calculation mode, every time you enter a new ratio value in A2, the system recalculates  $R_1$ ,  $R_2$ , and Relative Error.

sheet from the Web version of this Design Idea at www.ednmag.com.

The core search algorithm, which contains outer and inner loops, sequentially

arrE24 = Array(1, 1.1, 1.2, 1.3, 1.4, 1.5, 1.6, 1.6, 2, 2.2, 2.4, 2.7,
** CALCULATE ORDER AND MANTISSA FOR GIVEN RATIO infOrder = InfLog(Ratio) / Log(10)
** CALCULATE ORDER AND MANTISSA FOR GIVEN RATIO intOrder = Int(Log(Ratio) / Log(10))
intOrder = Int(Log(Ratio) / Log(10))
db(Marrings = Batis (/10 ^ intOrder)
** CET DECECTORS INITIAL VALUES
R1 = 1: R2 = 1
dblError = Abs(R1 / R2 - dblMantiasa)
THE LOUD TREATING PLATER AND AN TO STATE BY AND BY MANTERS ADDRESS THAT BY A MEN AND
ERROR
** NOTE: THIS ALGORITHM RETURNS R1 MANTISSA WHICH IS ALWAYS BIGGER OR.
EQUAL R2
For J = LBoundart224) To J Doundart224)
If Abs(arrE24(I) / arrE24(J) - dblMantissa) < dblError Then
R1 = arrE24(I)
(b)Error = Abs(arrE24(1) / arrE24(1) - (b)Mantissa)
End If
Next J
Next1
*** CALCULATE R1 VALUE IN OHMS AND RELATIVE ERROR IN (%)
R1 = R1 * 10 ^ insOrder
db(Error = (R1 / R2 - Ratio) / Ratio
*** RETURN RESULT STRING: RESISTORS' VALUES IN OHMS, RELATIVE ERROR IN %
RR = "R1-" & CStr(R1)
& ", R2=" & CStr(R2)_ & " Erro" & Economic (d) (Errore "0) (00)(95")
** SEND "OK" VOICE NOTIFICATION TO USER AND EXIT FUNCTION
str_MSG = "OK."
Application.Speech.Speak.str_MS63, True Exit Exection
ErrorHandle:
** IN CASE OF ERROR RETURN EMPTY STRING AND SEND THE ERROR VOICE
BE = **
str_MSO = "UNANTICIPATED ERROR IN CALCULATIONS."
Application Speech Speak str_MSG, True
End Punction



tests each pair of values,  $R_1$ and  $R_2$ , to find the best approximation of the target ratio. In other words, the algorithm tries to minimize the absolute error: (ABS ( $R_1/R_2$ -Ratio)). The values of  $R_1$  and  $R_2$  come from the E24 EIA-standard series,

but you can apply the same algorithm to any other standard series, such as E48, E96, or E192. The VFI sends the statusnotification message in a verbal form instead of showing the Message Box. The VFI uses the built-in Excel 2002 Speech Object with the following syntax:

Application.Speech.Speak <String Variable or Constant>, True,

where <String Variable or Constant> contains the actual spoken text, and the second property is set to True for asynchronous mode. **Listing 2** is an example of voice-error notification in the case that you enter non-numeric data as the ratio (data-validation error message):

#### LISTING 2–VOICE-ERROR NOTIFICATION

IfNot IsNumeric(Ratio) Then Str\_MSG5"Wrong ENTRY: PLEASE, ENTER THE NUMERIC VALUE." Application.Speech.Speak str\_MSG, True Exit Function End If

> Using the technique is simple. Open Excel File, switch to the Visual Basic Editor window (press Alt-F11), add the standard module, and paste the code from Listing 1. From the Debug menu item, choose Compile VBA Project, save the file with any name, and close the Visual Basic Editor window. Make sure you activate the text-to-speech tools (in the menu: Tools-Speech-Show Text To Speech Toolbar). Check whether you are in automatic- or manual-calculation mode (in the menu: Tools-Options-Calculation). Set the mode to automatic; otherwise, you'd have to use the F9 key to force a new calculation every time you enter a new ratio value. Choose any cell

**RIC VALUE. BIC VALUE. BIC VALUE. BIC VALUE. CONTINUATION CONT** 

(for example, A2 in Fig-

ure 1) for the ratio

(data-entry cell) and an-

calculation or an error notification in the case of a data-validation or computation error. Note that some macros in Microsoft Office applications could result in potentially dangerous and harmful actions, and some may contain viruses. You use the macros at your own risk without warranties of any kind.

Is this the best Design Idea in this issue? Select at www.ednmag.com.